

Features

Very high speed: 55 ns and 70 ns

• Temperature Ranges

-Industrial: -40°C to +85°C

- Automotive: -40°C to +125°C

Pin-compatible with the CY62137V

• Ultra-low active power

— Typical active current: 1.5 mA @ f = 1 MHz

- Typical active current: 5.5 mA @ f = f_{max} (70-ns

speed)

· Low and ultra-low standby power

• Easy memory expansion with CE and OE features

· Automatic power-down when deselected

CMOS for optimum speed/power

 Packages offered in a Lead-Free and Non-Lead Free 48-ball FBGA

Functional Description[1]


The CY62137CV25/30/33 and CY62137CV are high-performance CMOS static RAMs organized as 128K words by 16 bits. These devices feature advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery

2M (128K x 16) Static RAM

LifeTM (MoBL[®]) in portable applications such as cellular telephones. The devices also has an automatic power-down feature that significantly reduces power consumption by 80% when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99% when deselected (CE HIGH or both BLE and BHE are HIGH). The input/output pins (I/O₀ through I/O₁₅) are placed in a high-impedance state when: deselected (CE HIGH), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

Writing to the device is accomplished by taking Chip Enable ($\overline{\text{CE}}$) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$ through I/O $_7$), is written into the location specified on the address pins (A $_0$ through A $_{16}$). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$ through I/O $_{15}$) is written into the location specified on the address pins (A $_0$ through A $_{16}$).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the <u>address</u> pins will appear on I/O $_0$ to I/O $_7$. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O $_8$ to I/O $_{15}$. See the truth table at the back of this data sheet for a complete description of read and write modes.




Note

1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



Pin Configuration^[2, 3]



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied......-55°C to +125°C Supply Voltage to Ground Potential -0.5V to $V_{CCMAX} + 0.5V$ DC Voltage Applied to Outputs in High-Z State $^{[4]}$ -0.5V to V $_{\rm CC}$ + 0.3V DC Input Voltage^[4]......-0.5V to V_{CC} + 0.3V

Output Current into Outputs (LOW)20 mA

| Static Discharge Voltage(per MIL-STD-883, Method 3015) | > 2001V |
|--|----------|
| Latch-up Current | > 200 mA |

Operating Range

| Device | Range | Ambient Temperature T _A | V _{CC} |
|-------------|------------|---------------------------------------|-----------------|
| CY62137CV25 | Industrial | -40°C to +85°C | 2.2V to 2.7V |
| CY62137CV30 | | | 2.7V to 3.3V |
| CY62137CV33 | | | 3.0V to 3.6V |
| CY62137CV | | | 2.7V to 3.6V |
| CY62137CV30 | Automotive | -40°C to +125°C | 2.7V to 3.3V |

Product Portfolio

| | | | | | | Power Dissipation | | | | | |
|---------------|------------|-----------------|---------------------|------|-------|---------------------------------|------|-----------------------------|-----------|--------------------------------|------|
| | | | | | | Operating, I _{CC} (mA) | | | A) | | |
| | | V _{CC} | Range | (V) | Speed | f = 1 MHz | | f = f _{max} | | Standby, I _{SB2} (μA) | |
| Product | Range | Min. | Typ. ^[5] | Max. | (ns) | Typ. ^[5] | Max. | Typ . ^[5] | Max. | Typ. ^[5] | Max. |
| CY62137CV25LL | Industrial | 2.2 | 2.5 | 2.7 | 55 | 1.5 | 3 | 7 | 15 | 2 | 10 |
| | | | | | 70 | 1.5 | 3 | 5.5 | 12 | | |
| CY62137CV30LL | Industrial | 2.7 | 3.0 | 3.3 | 55 | 1.5 | 3 | 7 | 15 | 2 | 10 |
| | | | | | 70 | 1.5 | 3 | 5.5 | 12 | | |
| CY62137CV30LL | Automotive | 2.7 | 3.0 | 3.3 | 70 | 1.5 | 3 | 5.5 | 15 | 2 | 15 |
| CY62137CV33LL | Industrial | 3.0 | 3.3 | 3.6 | 55 | 1.5 | 3 | 7 | 15 | 5 | 15 |
| | | | | | 70 | 1.5 | 3 | 5.5 | 12 | | |
| CY62137CVLL | Industrial | 2.7V | 3.3 | 3.6 | 70 | 1.5 | 3 | 5.5 | 12 | 5 | 15 |
| CY62137CVSL | Industrial | 2.7V | 3.3 | 3.6 | 70 | 1.5 | 3 | 5.5 | 12 | 1 | 5 |

Notes:

- NC pins are not connected to the die.
- E3 (DNU) can be left as NC or V_{SS} to ensure proper application. $V_{IL(min.)} = -2.0V$ for pulse durations less than 20 ns.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ.)}$, $T_A = 25^{\circ}C$.



Electrical Characteristics Over the Operating Range

| | | | | CY6 | 2137CV2 | 25-55 | CY6 | | | |
|------------------|--|---|--|------------|----------------------------|------------------------|------|----------------------------|------------------------|------|
| Parameter | Description | Test Con | ditions | Min. | Typ. ^[5] | Max. | Min. | Typ. ^[5] | Max. | Unit |
| V _{OH} | Output HIGH Voltage | $I_{OH} = -0.1 \text{ mA}$ | $V_{CC} = 2.2V$ | 2.0 | | | 2.0 | | | V |
| V _{OL} | Output LOW Voltage | I _{OL} = 0.1 mA | $V_{CC} = 2.2V$ | | | 0.4 | | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | , | | 1.8 | | V _{CC} + 0.3V | 1.8 | | V _{CC} + 0.3V | V |
| V _{IL} | Input LOW Voltage | | | -0.3 | | 0.6 | -0.3 | | 0.6 | V |
| I _{IX} | Input Leakage Current | $GND \le V_1 \le V_{CC}$ | $GND \le V_1 \le V_{CC}$ | | | +1 | -1 | | +1 | μΑ |
| I _{OZ} | Output Leakage Current | $GND \le V_O \le V_{CC}$, Output Disabled | | – 1 | | +1 | -1 | | +1 | μА |
| I _{CC} | V _{CC} Operating Supply | $f = f_{MAX} = 1/t_{RC}$ | $V_{CC} = 2.7V$ | | 7 | 15 | | 5.5 | 12 | mA |
| | Current | f = 1 MHz | I _{OUT} = 0 mA CMOS Levels | | 1.5 | 3 | | 1.5 | 3 | |
| I _{SB1} | Automatic CE Power-down Current— CMOS Inputs | $\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2\text{V}$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2\text{V}$ or $\text{V}_{\text{IN}} \le 0.2\text{V}$, $\text{f} = \text{f}_{\text{max}} \underbrace{(\text{Address and Data Only)}}_{\text{f=0}}$, $\text{f=0} \underbrace{(\text{OE}, \overline{\text{WE}}, \overline{\text{BHE}}, \text{and } \overline{\text{BLE}})}$ | | | 2 | 10 | | 2 | 10 | μА |
| I _{SB2} | Automatic CE Power-down Current— CMOS Inputs | $CE \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$ $f = 0, V_{CC} = 2.7V$ | or V _{IN} <u><</u> 0.2V, | | | | | | | |

| | | | | | CY62137CV30-55 | | 30-55 | CY6 | 2137CV3 | 30-70 | |
|------------------|---|---|----------------------------|-------|----------------|----------------------------|------------------------|------|----------------------------|------------------------|------|
| Parameter | Description | Test Cond | ditions | | Min. | Typ. ^[5] | Max. | Min. | Typ. ^[5] | Max. | Unit |
| V _{OH} | Output HIGH Voltage | $I_{OH} = -1.0 \text{ mA}$ | $V_{CC} = 2$ | 2.7V | 2.4 | | | 2.4 | | | V |
| V_{OL} | Output LOW Voltage | I _{OL} = 2.1 mA | $V_{CC} = 2$ | 2.7V | | | 0.4 | | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | | | 2.2 | | V _{CC} + 0.3V | 2.2 | | V _{CC} + 0.3V | V |
| V_{IL} | Input LOW Voltage | | | | -0.3 | | 8.0 | -0.3 | | 0.8 | V |
| I _{IX} | Input Leakage Current | $GND \le V_1 \le V_{CC}$ | | Ind'l | -1 | | +1 | -1 | | +1 | μΑ |
| | | | | Auto | | | | -2 | | +2 | |
| I _{OZ} | Output Leakage | $GND \leq V_O \leq V_CC,$ | | Ind'l | -1 | | +1 | -1 | | +1 | μΑ |
| | Current | Output Disabled | | Auto | | | | -2 | | +2 | |
| I _{CC} | V _{CC} Operating Supply | $f = f_{MAX} = 1/t_{RC}$ | V _{CC} = | Ind'l | | 7 | 15 | | 5.5 | 12 | mΑ |
| | Current | | 3.3V I _{OUT} = | Auto | | | | | 5.5 | 15 | |
| | | f = 1 MHz | 0 mA CMOS Levels | | | 1.5 | 3 | | 1.5 | 3 | |
| I _{SB1} | Automatic CE Power-down Current— | $\overline{CE} \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$ | | Ind'I | | 2 | 10 | | 2 | 10 | μΑ |
| | CMOS Inputs | or $V_{\text{IN}} \leq 0.2V$, $f = f_{\text{max}}$ (Address and Data Only), $\underline{f=0}$ (OE, WE, BHE, and BLE) | | Auto | | | | | 2 | 15 | |
| I _{SB2} | Power-down Current— $V_{IN} \ge V_{CC} - 0$. | | | Ind'I | | 2 | 10 | | 2 | 10 | |
| | CMOS Inputs | or $V_{IN} \le 0.2V$ f = 0, $V_{CC} = 3.3V$ | | Auto | | | | | 2 | 15 | |

Document #: 38-05201 Rev. *E Page 3 of 12



Electrical Characteristics Over the Operating Range

| | | | CY | | 2137CV | 33-55 | | 2137CV 62137C | | |
|------------------|--|--|--|------|----------------------------|---------------------------|------|----------------------------|---------------------------|------|
| Parameter | Description | Test Cond | ditions | Min. | Typ. ^[5] | Max. | Min. | Typ. ^[5] | Max. | Unit |
| V _{OH} | Output HIGH Voltage | $I_{OH} = -1.0 \text{ mA}$ | $V_{CC} = 3.0V$ | 2.4 | | | 2.4 | | | V |
| | | | $V_{CC} = 2.7V$ | | | • | 2.4 | | | V |
| V _{OL} | Output LOW Voltage | I _{OL} = 2.1 mA | $V_{CC} = 3.0V$ | | | 0.4 | | | 0.4 | V |
| | | | $V_{CC} = 2.7V$ | | | • | | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | | 2.2 | | V _{CC} + 0.3V | 2.2 | | V _{CC} + 0.3V | V |
| V _{IL} | Input LOW Voltage | | | -0.3 | | 0.8 | -0.3 | | 0.8 | V |
| I _{IX} | Input Leakage Current | $GND \le V_1 \le V_{CC}$ | | -1 | | +1 | -1 | | +1 | μА |
| l _{OZ} | Output Leakage Current | $GND \le V_O \le V_{CC}$, (| Output Disabled | -1 | | +1 | -1 | | +1 | μА |
| I _{CC} | V _{CC} Operating Supply Cur- | $f = f_{MAX} = 1/t_{RC}$ | V _{CC} = 3.6V | | 7 | 15 | | 5.5 | 12 | mA |
| | rent | f = 1 MHz | I _{OUT} = 0 mA CMOS Levels | | 1.5 | 3 | | 1.5 | 3 | |
| I _{SB1} | Automatic CE Power-down Current —CMOS Inputs | $\overline{\text{CE}} \ge V_{\text{CC}} - 0.2V$ $V_{\text{IN}} \ge V_{\text{CC}} - 0.2V$ or $V_{\text{IN}} \le 0.2V$, $f = f_{\text{max}}$ (Address and Data Only), f = 0 (OE, WE, BHE, and BLE) | | | 5 | 15 | | 5 | 15 | μА |
| I _{SB2} | Automatic CE | $\overline{CE} \ge V_{CC} - 0.2V$ | LL | | 5 | 15 | | 5 | 15 | |
| | Power-down Current —CMOS Inputs | $V_{IN} \ge V_{CC} - 0.2V \text{ or } f = 0, V_{CC} = 3.6V$ | V _{IN} ≤0.2V, SL | | | _ | | 1 | 5 | |


Capacitance^[6]

| Parameter | Description | Test Conditions | Max. | Unit |
|------------------|--------------------|---|------|------|
| C _{IN} | Input Capacitance | $T_A = 25^{\circ}C, f = 1 \text{ MHz},$ | 6 | pF |
| C _{OUT} | Output Capacitance | $V_{CC} = V_{CC(typ.)}$ | 8 | pF |

Thermal Resistance

| Parameter | Description | Test Conditions | BGA | Unit |
|-----------------|---|--|-----|------|
| Θ_{JA} | Thermal Resistance (Junction to Ambient) ^[6] | Still Air, soldered on a 3 x 4.5 inch, two-layer printed circuit board | 55 | °C/W |
| Θ _{JC} | Thermal Resistance (Junction to Case) ^[6] | | 16 | °C/W |

AC Test Loads and Waveforms



| Parameters | 2.5V | 3.0V | 3.3V | Unit |
|-----------------|-------|------|------|------|
| R1 | 16600 | 1105 | 1216 | Ω |
| R2 | 15400 | 1550 | 1374 | Ω |
| R _{TH} | 8000 | 645 | 645 | Ω |
| V _{TH} | 1.20 | 1.75 | 1.75 | V |

Note:

Document #: 38-05201 Rev. *E Page 4 of 12


^{6.} Tested initially and after any design or process changes that may affect these parameters.



Data Retention Characteristics (Over the Operating Range)

| Parameter | Description | Conditions | | | Min. | Typ. ^[5] | Max. | Unit |
|---------------------------------|--------------------------------------|---|----|-------|-----------------|---------------------|-------------|------|
| V_{DR} | V _{CC} for Data Retention | | | | 1.5 | | V_{ccmax} | V |
| I _{CCDR} | Data Retention Current | V _{CC} = 1.5V | 11 | Ind'l | | 1 | 6 | |
| | | $\begin{split} &\frac{V_{CC}}{CE} = 1.5V \\ &CE \geq V_{CC} - 0.2V, \\ &V_{IN} \geq V_{CC} - 0.2V \text{ or } V_{IN} \leq 0.2V \end{split}$ | LL | Auto | | | 8 | μΑ |
| | | $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$ | SL | Ind'l | | | 4 | |
| t _{CDR} ^[6] | Chip Deselect to Data Retention Time | | | | 0 | | | ns |
| t _R ^[7] | Operation Recovery Time | | | | t _{RC} | | | ns |

Data Retention Waveform[8]



Switching Characteristics Over the Operating Range^[9]

| | | 55 | ns | 70 | ns | |
|-----------------------------------|--|-----|-----|-----|-----|------|
| Parameter | Description | Min | Max | Min | Max | Unit |
| Read Cycle | <u>'</u> | 1 | II. | | • | • |
| t _{RC} | Read Cycle Time | 55 | | 70 | | ns |
| t _{AA} | Address to Data Valid | | 55 | | 70 | ns |
| t _{OHA} | Data Hold from Address Change | 10 | | 10 | | ns |
| t _{ACE} | CE LOW to Data Valid | | 55 | | 70 | ns |
| t _{DOE} | OE LOW to Data Valid | | 25 | | 35 | ns |
| t _{LZOE} | OE LOW to Low-Z ^[10] | 5 | | 5 | | ns |
| t _{HZOE} | OE HIGH to High-Z ^[10, 12] | | 20 | | 25 | ns |
| t _{LZCE} | CE LOW to Low-Z ^[10] | 10 | | 10 | | ns |
| t _{HZCE} | CE HIGH to High-Z ^[10, 12] | | 20 | | 25 | ns |
| t _{PU} | CE LOW to Power-up | 0 | | 0 | | ns |
| t _{PD} | CE HIGH to Power-down | | 55 | | 70 | ns |
| t _{DBE} | BHE/BLE LOW to Data Valid | | 55 | | 70 | ns |
| t _{LZBE} ^[11] | BHE/BLE LOW to Low-Z ^[10] | 5 | | 5 | | ns |
| t _{HZBE} | BHE/BLE HIGH to High-Z ^[10, 12] | | 20 | | 25 | ns |
| Write Cycle ^[13] | ' | | | L | | |
| t _{WC} | Write Cycle Time | 55 | | 70 | | ns |
| t _{SCE} | CE LOW to Write End | 45 | | 60 | | ns |
| t _{AW} | Address Set-up to Write End | 45 | | 60 | | ns |

Notes:

- Full-device AC operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min.)} > 100$ μs or stable at $V_{CC(min.)} > 100$ μs.

 BHE BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.

 Test conditions assume signal transition time of 5 ns or less, timing reference levels of $V_{CC(typ.)}/2$, input pulse levels of 0 to $V_{CC(typ.)}$, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any

- given device. If both byte enables are toggled together this value is 10 ns. thzoe, thzoe, thzoe, thzee, thzee, and thzee transitions are measured when the outputs enter a high impedance state. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}. All signals must be ACTIVE to initiate a write and any the control of the signal that terminates a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates




Switching Characteristics Over the Operating Range^[9] (continued)


| | | 55 ns | | 70 | 70 ns | |
|-------------------|--------------------------------------|-------|-----|-----|-------|------|
| Parameter | Description | Min | Max | Min | Max | Unit |
| t _{HA} | Address Hold from Write End | 0 | | 0 | | ns |
| t _{SA} | Address Set-up to Write Start | 0 | | 0 | | ns |
| t _{PWE} | WE Pulse Width | 40 | | 45 | | ns |
| t _{BW} | BHE/BLE Pulse Width | 50 | | 60 | | ns |
| t _{SD} | Data Set-up to Write End | 25 | | 30 | | ns |
| t _{HD} | Data Hold from Write End | 0 | | 0 | | ns |
| t _{HZWE} | WE LOW to High-Z ^[10, 12] | | 20 | | 25 | ns |
| t _{LZWE} | WE HIGH to Low-Z ^[10] | 10 | | 10 | | ns |

Switching Waveforms

Read Cycle No. 1 (Address Transition Controlled)^[14, 15]



Read Cycle No. 2 (OE Controlled)[15, 16]




Notes:

- 14. Device is continuously selected. OE, CE = V_{IL}, BHE, BLE = V_{IL}.
 15. WE is HIGH for read cycle.
 16. Address valid prior to or coincident with CE, BHE, BLE transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1 (WE Controlled)[13, 17, 18]



Write Cycle No. 2 (CE Controlled)[13, 17, 18]




- Data I/O is high-impedance if OE = V_{IH}.
 If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
 During this period, the I/Os are in output state and input signals should not be applied.




Switching Waveforms (continued)

Write Cycle No. 3 (WE Controlled, OE LOW)[18]



Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)[18]





Truth Table

| CE | WE | Œ | BHE | BLE | Inputs/Outputs | Mode | Power |
|----|----|---|-----|-----|--|---------------------|----------------------------|
| Н | Х | Х | Х | Х | High-Z | Deselect/Power-down | Standby (I _{SB}) |
| Х | Х | Х | Н | Н | High-Z | Deselect/Power-down | Standby (I _{SB}) |
| L | Н | L | L | L | Data Out (I/O _O -I/O ₁₅) | Read | Active (I _{CC}) |
| L | Н | L | Н | L | Data Out (I/O _O –I/O ₇); I/O ₈ –I/O ₁₅ in High-Z | Read | Active (I _{CC}) |
| L | Н | L | L | Н | Data Out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High-Z | Read | Active (I _{CC}) |
| L | Н | Н | L | L | High-Z | Output Disabled | Active (I _{CC}) |
| L | Н | Н | Н | L | High-Z | Output Disabled | Active (I _{CC}) |
| L | Н | Н | L | Н | High-Z | Output Disabled | Active (I _{CC}) |
| L | L | Х | L | L | Data In (I/O _O -I/O ₁₅) Write | | Active (I _{CC}) |
| L | L | Х | Н | L | Data In (I/O _O –I/O ₇); I/O ₈ –I/O ₁₅ in High-Z | Write | Active (I _{CC}) |
| L | L | Х | L | Н | Data In (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High-Z | Write | Active (I _{CC}) |

Ordering Information


| Speed (ns) | Ordering Code | Voltage Range (V) | Package Name | Package Type | Operating Range |
|------------|----------------------|----------------------|-----------------|---|--------------------|
| 70 | CY62137CV25LL-70BAI | 2.2-2.7 | BA48A | 48-ball Fine Pitch BGA (7 mm x 7 mm x 1.2 mm) | Industrial |
| | CY62137CV25LL-70BVI | 2.2-2.7 | BV48A | 48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm) | |
| | CY62137CV30LL-70BAI | 2.7-3.3 | BA48A | 48-ball Fine Pitch BGA (7 mm x 7 mm x 1.2 mm) | |
| | CY62137CV30LL-70BVI | 2.7-3.3 | BV48A | 48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm) | |
| | CY62137CV30LL-70BAXE | 2.7–3.3 | BA48A | 48-ball Fine Pitch BGA (7 mm x 7 mm x 1.2 mm) (Pb-Free) | Automotive |
| | CY62137CV30LL-70BVXE | 2.7–3.3 | BV48A | 48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm) (Pb-Free) | |
| | CY62137CV33LL-70BAI | 3.0-3.6 | BA48A | 48-ball Fine Pitch BGA (7 mm x 7 mm x 1.2 mm) | Industrial |
| | CY62137CV33LL-70BVI | 3.0-3.6 | BV48A | 48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm) | |
| | CY62137CVLL-70BAI | 2.7-3.6 | BA48A | 48-ball Fine Pitch BGA (7 mm x 7 mm x 1.2 mm) | |
| | CY62137CVLL-70BVI | 2.7–3.6 | BV48A | 48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm) | |
| | CY62137CVSL-70BAI | 2.7-3.6 | BA48A | 48-ball Fine Pitch BGA (7 mm x 7 mm x 1.2 mm) | |
| | CY62137CVSL-70BVI | 2.7-3.6 | BV48A | 48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm) | |
| 55 | CY62137CV25LL-55BAI | 2.2-2.7 | BA48A | 48-ball Fine Pitch BGA (7 mm x 7 mm x 1.2 mm) | |
| | CY62137CV25LL-55BVI | 2.2-2.7 | BV48A | 48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm) | |
| | CY62137CV30LL-55BAI | 2.7-3.3 | BA48A | 48-ball Fine Pitch BGA (7 mm x 7 mm x 1.2 mm) | |
| | CY62137CV30LL-55BVI | 2.7–3.3 | BV48A | 48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm) | |
| | CY62137CV33LL-55BAI | 3.0-3.6 | BA48A | 48-ball Fine Pitch BGA (7 mm x 7 mm x 1.2 mm) | |
| | CY62137CV33LL-55BVI | 3.0–3.6 | BV48A | 48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm) | |


Shaded areas contain advance information. Please contact your local sales representative for availability of these parts.




Package Diagrams

48-ball (7.00 mm x 7.00 mm x 1.2 mm) FBGA BA48A








51-85096-*E





Package Diagrams (continued)

TOP VIEW

48-Lead VFBGA (6 x 8 x 1 mm) BV48A







MoBL is a registered trademark and More Battery Life is a trademark of Cypress Semiconductor Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders.



Document History Page

| Document Title: CY62137CV25/30/33 MoBL [®] and CY62137CV MoBL [®] 2M (128K x 16) Static RAM Document Number: 38-05201 | | | | | | |
|---|---------|------------|--------------------|--|--|--|
| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change | | |
| ** | 112393 | 02/19/02 | GAV | New Data Sheet (advance information) | | |
| *A | 114015 | 04/25/02 | JUI | Added BV package diagram Changed from Advance Information to Preliminary | | |
| *B | 117064 | 07/12/02 | MGN | Changed from Preliminary to Final | | |
| *C | 118122 | 09/10/02 | MGN | Added new part number: CY62137CV with wider voltage (2.7V $-$ 3.6V). Added new SL power bin for new part number. For $T_{AA} = 55$ ns, improved t_{PWE} min. from 45 ns to 40 ns. For $T_{AA} = 70$ ns, improved t_{PWE} min. from 50 ns to 45 ns. For $T_{AA} = 70$ ns, improved t_{LZWE} min. from 5 ns to 10 ns. | | |
| *D | 118761 | 09/23/02 | MGN | Improved Typ. I_{CC} spec to 7 mA (for 55 ns) and 5.5 mA (for 70 ns). Improved Max I_{CC} spec to 15 mA (for 55 ns) and 12 mA (for 70 ns). For T_{AA} = 55 ns, improved t_{LZWE} min. from 5 ns to 10 ns. Changed upper spec. for Supply Voltage to Ground Potential to V_{CCMAX} + 0.5V. Changed upper spec. for DC Voltage Applied to Outputs in High-Z State and DC Input Voltage to V_{CC} + 0.3V. | | |
| *E | 343877 | See ECN | PCI | Added Automotive Information in Operating Range, DC and Ordering Information Table | | |