SCES032E-JULY 1995 - REVISED FEBRUARY 1999

- Member of the Texas Instruments Widebus™ Family
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages


#### description

This 16-bit bus transceiver and register is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74ALVCH16646 can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74ALVCH16646.

Output-enable ( $\overline{OE}$ ) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either

DGG, DGV, OR DL PACKAGE (TOP VIEW)



register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. DIR determines which bus receives data when  $\overline{OE}$  is low. In the isolation mode ( $\overline{OE}$  high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16646 is characterized for operation from –40°C to 85°C.

TEXAS INSTRUMENTS

SCES032E-JULY 1995 - REVISED FEBRUARY 1999

#### **FUNCTION TABLE**

INPUTS					DATA	\ I/Os	OPERATION OR FUNCTION		
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION	
Х	Х	1	Х	Х	Х	Input	Unspecified <sup>†</sup>	Store A, B unspecified†	
Х	Χ	Χ	1	Χ	Χ	Unspecified†	Input	Store B, A unspecified <sup>†</sup>	
Н	Χ	1	1	Χ	Χ	Input	Input	Store A and B data	
Н	Х	H or L	H or L	Χ	Χ	Input disabled	Input disabled	Isolation, hold storage	
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus	
L	L	Χ	H or L	Χ	Н	Output	Input	Stored B data to A bus	
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus	
L	Н	H or L	Χ	Н	Χ	Input	Output	Stored A data to B bus	

<sup>†</sup> The data-output functions may be enabled or disabled by various signals at  $\overline{\text{OE}}$  and DIR. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.



SCES032E- JULY 1995 - REVISED FEBRUARY 1999





Figure 1. Bus-Management Functions




## logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



### logic diagram (positive logic)





To Seven Other Channels

SCES032E-JULY 1995 - REVISED FEBRUARY 1999

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> : Except I/O ports (see Note 1)	
I/O ports (see Notes 1 and 2)	
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, I <sub>O</sub>	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	81°C/W
DGV package	
DL package	74°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. This value is limited to 4.6 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vcc	Supply voltage		1.65	3.6	V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>			
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		V	
		V <sub>CC</sub> = 2.7 V to 3.6 V	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>		
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	V	
V <sub>I</sub>		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8		
٧ <sub>I</sub>	Input voltage	-	0	Vcc	V	
٧o	Output voltage		0	Vcc	V	
		V <sub>CC</sub> = 1.65 V		-4		
1	High lovel output ourrent	V <sub>CC</sub> = 2.3 V		-12	A	
VI VO	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA	
		V <sub>CC</sub> = 3 V		-24		
		V <sub>CC</sub> = 1.65 V		4		
1	Law law law and a street assessment	V <sub>CC</sub> = 2.3 V	1.7 2 V 0.35 × V <sub>CC</sub> 0.7 0.8 0 V <sub>CC</sub> 0 V <sub>CC</sub> -4 -12 -12 -24	A		
lOL	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA	
	V <sub>CC</sub> = 3 V			24		
Δt/Δν	Input transition rise or fall rate	•		10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES032E- JULY 1995 - REVISED FEBRUARY 1999

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	TEST C	ONDITIONS	VCC	MIN	TYP†	MAX	UNIT		
		I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> -0.	2				
		$I_{OH} = -4 \text{ mA}$		1.65 V	1.2					
Voн		I <sub>OH</sub> = -6 mA	2.3 V	2						
				2.3 V	1.7			V		
		I <sub>OH</sub> = -12 mA		2.7 V	2.2					
				3 V	2.4					
		I <sub>OH</sub> = -24 mA		3 V	2					
		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2			
		I <sub>OL</sub> = 4 mA		1.65 V			0.45			
VOL		$I_{OL} = 6 \text{ mA}$	2.3 V			0.4	V			
		I <sub>OL</sub> = 12 mA	2.3 V			0.7	v			
		IOL = 12 IIIA	2.7 V			0.4				
		I <sub>OL</sub> = 24 mA	3 V			0.55				
Ц		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ		
		V <sub>I</sub> = 0.58 V		1.65 V	25					
		V <sub>I</sub> = 1.07 V	1.65 V	-25						
		V <sub>I</sub> = 0.7 V		2.3 V	45					
I <sub>I(hold)</sub>		V <sub>I</sub> = 1.7 V	2.3 V	-45			μΑ			
		V <sub>I</sub> = 0.8 V		3 V	75					
		V <sub>I</sub> = 2 V	3 V	-75						
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500				
loz§		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ		
ICC		$V_I = V_{CC}$ or GND,	I <sub>O</sub> = 0	3.6 V			40	μΑ		
ΔI <sub>CC</sub>		One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND		3 V to 3.6 V			750	μΑ		
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		3.5		pF		
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		8.5		pF		

#### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 4)

			VCC =	1.8 V	V <sub>CC</sub> =	2.5 V 2 V	VCC =	2.7 V	V <sub>CC</sub> =	3.3 V 3 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			¶		150		150		150	MHz
t <sub>W</sub>	Pulse duration	CLKAB or CLKBA high or low	¶		3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time	A before CLKAB↑ or B before CLKBA↑	¶		1.6		1.7		1.4		ns
th	Hold time	A after CLKAB↑ or B after CLKBA↑	¶		0.6		0.4		0.7		ns

 $<sup>\</sup>P$  This information was not available at the time of publication.

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

<sup>§</sup> For I/O ports, the parameter IOZ includes the input leakage current.

SCES032E-JULY 1995 - REVISED FEBRUARY 1999

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 4)

PARAMETER	FROM (INPUT)	_		V <sub>CC</sub> = 1.8 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V	
	(INFOT)	(001F01)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			†		150		150		150		MHz
	A or B	B or A		†	1	4.8		4.5	1	3.9	
t <sub>pd</sub>	CLKAB or CLKBA	A or B		†	1	5.6		5.2	1	4.5	ns
	SAB or SBA			†	1	6.8		6.4	1	5.3	
t <sub>en</sub>	ŌĒ	A or B		†	1	6.5		6.2	1	5.1	ns
t <sub>dis</sub>	ŌĒ	A or B		†	1.6	5.7		5	1.4	4.7	ns
t <sub>en</sub>	DIR	A or B		†	1	7.8		6.2	1	5.1	ns
<sup>t</sup> dis	DIR	A or B		†	1.5	6.5		6	1.1	5.3	ns


<sup>†</sup> This information was not available at the time of publication.

## operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT		
TANAMETEN			1201 CONDITIONS	TYP	TYP	TYP		
<u> </u>	Power dissipation	Outputs enabled	C <sub>I</sub> = 50 pF, f = 10 MHz	†	39	43	ρF	
C <sub>pd</sub>	capacitance	Outputs disabled	$C_L = 50 \text{ pF},  f = 10 \text{ MHz}$	t	10	12	рг	

<sup>†</sup> This information was not available at the time of publication.

# PARAMETER MEASUREMENT INFORMATION V<sub>CC</sub> = 1.8 V




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2 ns.  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

#### PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 V \pm 0.2 V$




NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  2 ns.  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



#### PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.7 V AND 3.3 V $\pm$ 0.3 V



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms