



## 74BCT374

### Octal D Flip-Flop with TRI-STATE® Outputs

#### General Description


The 74BCT374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and TRI-STATE outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable ( $\overline{OE}$ ) are common to all flip-flops.

#### Features


- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- TRI-STATE outputs for bus-oriented applications
- Low  $I_{CCZ}$  through BiCMOS techniques
- Guaranteed 4000V minimum ESD protection
- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Nondestructive hot insertion capability
- High impedance in power down ( $I_{ZZ}$  and  $V_{ID}$ )

**Ordering Code:** See Section 11

#### Logic Symbols




TL/F/10878-1



TL/F/10878-3

#### Connection Diagram



TL/F/10878-2

Pin Names	Description
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
CP	Clock Pulse Input (Active Rising Edge)
$\overline{OE}$	TRI-STATE Output Enable Input (Active LOW)
O <sub>0</sub> -O <sub>7</sub>	TRI-STATE Outputs

### Functional Description


The 'BCT374 consists of eight edge-triggered flip-flops with individual D-type inputs and TRI-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable ( $\overline{OE}$ ) LOW, the contents of the eight flip-flops are available at the outputs. When the  $\overline{OE}$  is HIGH, the outputs go to the high impedance state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.

### Truth Table

$D_n$	Inputs		Internal Register	Output
	CP	$\overline{OE}$		$O_n$
H	↗	L	H	H
L	↗	L	L	L
X	X	H	X	Z

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Immaterial  
 Z = High Impedance  
 ↗ = LOW-to-HIGH Clock Transition

### Logic Diagram



TL/F/10878-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	
Plastic	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Voltage Applied to Output in the Disable or Power-Off State	-0.5V to +5.5V
in the High State	-0.5V to V <sub>CC</sub>
Current Applied to Output in LOW State (Max)	Twice the Rated I <sub>OL</sub> (mA)
ESD Last Passing Voltage (Min)	4000V
Over Voltage Latchup	V <sub>CC</sub> + 4.5V

### Recommended Operating Conditions

Free Air Ambient Temperature	
Commercial	0°C to +70°C
Supply Voltage	
Commercial	+4.5V to +5.5V

### DC Electrical Characteristics

Symbol	Parameter	74BCT			Units	V <sub>CC</sub>	Conditions
		Min	Typ	Max			
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	2.4			V	Min	I <sub>OH</sub> = -3 mA I <sub>OH</sub> = -15 mA
V <sub>OL</sub>	Output LOW Voltage			0.55	V	Min	I <sub>OL</sub> = 64 mA
I <sub>IH</sub>	Input HIGH Current			5	μA	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current Breakdown Test			7	μA	Max	V <sub>IN</sub> = 7.0V
I <sub>IL</sub>	Input LOW Current			-250	μA	Max	V <sub>IN</sub> = 0.5V
I <sub>OZH</sub>	Output Leakage Current			20	μA	Max	V <sub>OUT</sub> = 2.7V
I <sub>OZL</sub>	Output Leakage Current			-20	μA	Max	V <sub>OUT</sub> = 0.5V
I <sub>OS</sub>	Output Short-Circuit Current	-100		-225	mA	Max	V <sub>OUT</sub> = 0V
I <sub>CEX</sub>	Output HIGH Leakage Current			50	μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>
V <sub>ID</sub>	Input Leakage Test	4.75			V	0.0	I <sub>ID</sub> = 1.9 μA All Other Pins Grounded
I <sub>ZZ</sub>	Bus Drainage Test			100	μA	0.0	V <sub>OUT</sub> = 5.25V
I <sub>CCH</sub>	Power Supply Current			8	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Current			30	mA	Max	V <sub>O</sub> = LOW
I <sub>CCZ</sub>	Power Supply Current			10	mA	Max	V <sub>O</sub> = HIGH Z

**AC Electrical Characteristics:** See Section 8 for Waveforms and Load Configurations

Symbol	Parameter	74BCT			74BCT		Units	Fig. No.
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF			T <sub>A</sub> = Com V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF			
		Min	Typ	Max	Min	Max		
f <sub>max</sub>	Maximum Clock Frequency	70	130		70		MHz	8-1
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Clock to Output	2.0	5.4	9.1	2.0	9.1	ns	8-3
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time	2.0	8.0	12.0	2.0	12.0		
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time	2.0	4.2	6.8	2.0	6.8	ns	8-5
		2.0	4.2	6.8	2.0	6.8		

**AC Operating Requirements:** See Section 8 for Waveforms and Load Configurations

Symbol	Parameter	74BCT		74BCT		Units	Fig. No.
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V		T <sub>A</sub> , V <sub>CC</sub> = Com			
		Min	Max	Min	Max		
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW D <sub>n</sub> to CP	7.5		7.5		ns	8-6
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW D <sub>n</sub> to CP	0		0			
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP Pulse Width HIGH or LOW	4.0		4.0			
		11.5		11.5		ns	8-4

**Extended AC Electrical Characteristics**

Symbol	Parameter	74BCT		74BCT		74BCT		Units	Fig. No.
		T <sub>A</sub> = Com V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF 8 Outputs Switching (Note 1)		T <sub>A</sub> = Com V <sub>CC</sub> = Com C <sub>L</sub> = 250 pF 1 Output Switching (Note 2)		T <sub>A</sub> = Com V <sub>CC</sub> = Com C <sub>L</sub> = 250 pF 8 Outputs Switching (Notes 1, 2)			
		Min	Max	Min	Max	Min	Max		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Clock to Output	2.0	10.2	3.0	12.0	4.0	15.0	ns	8-3
		2.0	10.2	3.0	12.0	4.0	15.0		

**Note 1:** This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low, etc.).

**Note 2:** This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

**Capacitance**

Symbol	Parameter	Typ	Units	Conditions
C <sub>IN</sub>	Input Capacitance	6.0	pF	V <sub>CC</sub> = 5.0V
C <sub>OUT</sub>	Output Pin Capacitance	9.0	pF	V <sub>CC</sub> = 5.0V