SCBS193E - FEBRUARY 1991 - REVISED MAY 1997

- State-of-the-Art *EPIC*-II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Impedance State During Power Up and Power Down
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (NT) and Ceramic (JT) DIPs

description

These 10-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The ten flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the devices provide true data at the Q outputs.


A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE [1	Ο	24	Vcc
1D [2		23] 1Q
2D [3		22] 2Q
3D [4		21] 3Q
4D [20] 4Q
5D [6		19] 5Q
6D [7		18] 6Q
7D [8		17] 7Q
8D [9		16] 8Q
9D [10		15] 9Q
10D [11		14] 10Q
GND [12		13] CLK

SN54ABT821...JT OR W PACKAGE SN74ABT821A...DB, DW, OR NT PACKAGE

(TOP VIEW)

SN54ABT821 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

OE does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT821 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT821A is characterized for operation from -40° C to 85° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1997, Texas Instruments Incorporated

SCBS193E - FEBRUARY 1991 - REVISED MAY 1997

FUNCTION TABLE (acab flip flap)


	(each	tlip-tlo	0)
	INPUTS	OUTPUT	
OE	CLK	D	Q
L	\uparrow	Н	Н
L	\uparrow	L	L
L	H or L	Х	Q ₀
Н	Х	Х	Z

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, NT, and W packages.

logic diagram (positive logic)



To Nine Other Channels

Pin numbers shown are for the DB, DW, JT, NT, and W packages.



SCBS193E - FEBRUARY 1991 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} -0.5 V toInput voltage range, V_I (see Note 1)-0.5 V toVoltage range applied to any output in the high or power-off state, V_O -0.5 V toCurrent into any output in the low state, I_O :SN54ABT821SN74ABT821A128Input clamp current, I_{IK} ($V_I < 0$)-18Output clamp current, I_{OK} ($V_O < 0$)-50Package thermal impedance, θ_{JA} (see Note 2):DB packageDW package81°NT package67°Storage temperature rangeTata	5.5 V 5.5 V 5 mA 3 mA 3 mA 3 mA 0 mA 0 mA 0 C/W 0 C/W 0 C/W
Storage temperature range, T _{stg}	50°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions (see Note 3)

		SN54A	BT821	SN74AB	T821A	UNIT
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	V
ЮН	High-level output current		-24		-32	mA
IOL	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate	200		200		μs/V
Т _А	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCBS193E - FEBRUARY 1991 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS			A = 25°C	;	SN54A	BT821	SN74AB	UNIT	
PARAMETER	TEST COND	TIONS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNII
VIK	V _{CC} = 4.5 V,	lı = –18 mA			-1.2		-1.2		-1.2	V
	V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.5			2.5		2.5		
Vari	V _{CC} = 5 V,	$I_{OH} = -3 \text{ mA}$	3			3		3		v
VOH	V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2				v
	VCC = 4.5 V	I _{OH} = -32 mA	2*					2		
VOL	V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V
VOL	VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	v
V _{hys}				100						mV
lj	$V_{CC} = 0$ to 5.5 V,	$V_I = V_{CC} \text{ or } GND$			±1		±1		±1	μA
IOZPU [‡]	$V_{CC} = 0$ to 2.1 V, $V_{O} = 0.5$	5 to 2.7 V, $\overline{OE} = X$			±50*				±50	μA
I _{OZPD} ‡	$V_{CC} = 2.1 \text{ V to } 0, V_{O} = 0.8$	5 to 2.7 V, OE = X			±50*				±50	μA
IOZH	V_{CC} = 2.1 V to 5.5 V, V_{O} =	2.7 V, OE ≥ 2 V			10		10		10	μA
IOZL	V_{CC} = 2.1 V to 5.5 V, V_{O} =	0.5 V, $\overline{OE} \ge 2$ V			-10		-10		-10	μA
l _{off}	$V_{CC} = 0,$	VI or VO \leq 4.5 V			±100				±100	μA
ICEX	$V_{CC} = 5.5 \text{ V}, \text{ V}_{O} = 5.5 \text{ V}$	Outputs high			50		50		50	μA
ΙΟ§	V _{CC} = 5.5 V,	$V_{O} = 2.5 V$	-50	-100	-180	-50	-180	-50	-180	mA
		Outputs high		1	250		250		250	μA
ICC	$V_{CC} = 5.5 \text{ V}, I_O = 0,$ $V_I = V_{CC} \text{ or GND}$	Outputs low		24	38		38		38	mA
		Outputs disabled		0.5	250		250		250	μA
ΔI_{CC} ¶	V_{CC} = 5.5 V, One input at Other inputs at V_{CC} or GN				1.5		1.5		1.5	mA
Ci	VI = 2.5 V or 0.5 V			3.5						pF
Co	$V_{O} = 2.5 \text{ V or } 0.5 \text{ V}$			7.5						pF

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5$ V.

[‡] This parameter is characterized, but not production tested.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 \P This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V _{CC} =	V _{CC} = 5 V, T _A = 25°C		SN54ABT821		SN74ABT821A	
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	125	0	125	0	125	MHz
+	Pulse duration, CLK high or low	High	2.9		2.9		2.9		
tw	Fulse duration, CER high of low	Low	3.8		3.8		3.8		ns
t _{su}	Setup time, data before CLK [↑]		2.1		2.1		2.1		ns
t _h	Hold time, data after $CLK\uparrow$		1.3		1.3		1.3		ns



SCBS193E - FEBRUARY 1991 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V(Tj	CC = 5 V A = 25°C	l, ;	MIN	МАХ	UNIT
			MIN	TYP	MAX			
fmax			125			125		MHz
^t PLH	CLK	Q	1.6†	4.1	5.6	1.6†	6.9	ns
^t PHL	ULK	Q	2.1†	4.6	6.2	2.1†	6.9	115
^t PZH	OE	Q	1	3	4.5	1	6	ns
tPZL	UE	Q	2.2	4.1	5.6	2.2	6.5	115
^t PHZ	OE	Q	2.7	4.7	6.2	2.7	7	ns
tPLZ	UE	Q	1.7†	4.6	6.1	1.7†	7	115

[†] This data sheet limit may vary among suppliers.


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Vo Tj	C = 5 V = 25°C	,	MIN	MAX	UNIT
			MIN	TYP	MAX			
fmax			125			125		MHz
^t PLH	CLK	Q	1.6†	4.1	5.6	1.6†	6.2	ns
^t PHL	OLK	Q	2.3†	4.6	6.2	2.3†	6.7	115
^t PZH	OE	Q	1	3	4.5	1	5.8	ns
^t PZL	ÛE	Q	2.2	4.1	5.6	2.2	6.3	115
^t PHZ	OE	Q	2.7	4.7	6.2	2.7	6.7	ns
^t PLZ	UE	2	1.7†	4.6	6.1	1.7†	6.5	115

[†] This data sheet limit may vary among suppliers.



SCBS193E - FEBRUARY 1991 - REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





28-Nov-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	-	Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-9469101Q3A	NRND	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9469101Q3A SNJ54 ABT821FK	
5962-9469101QKA	NRND	CFP	W	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9469101QK A SNJ54ABT821W	
5962-9469101QLA	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9469101QL A SNJ54ABT821JT	Samples
SN74ABT821ADBLE	OBSOLETE	SSOP	DB	24		TBD	Call TI	Call TI	-40 to 85		
SN74ABT821ADBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB821A	Samples
SN74ABT821ADW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT821A	Samples
SN74ABT821ADWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT821A	Samples
SN74ABT821ADWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT821A	Samples
SN74ABT821ADWRG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT821A	Samples
SNJ54ABT821FK	NRND	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9469101Q3A SNJ54 ABT821FK	
SNJ54ABT821JT	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9469101QL A SNJ54ABT821JT	Samples
SNJ54ABT821W	NRND	CFP	W	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9469101QK A SNJ54ABT821W	

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.



www.ti.com

28-Nov-2015

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ABT821 :

Catalog: SN74ABT821

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT821ADBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74ABT821ADWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT821ADBR	SSOP	DB	24	2000	367.0	367.0	38.0
SN74ABT821ADWR	SOIC	DW	24	2000	367.0	367.0	45.0

MECHANICAL DATA

MCER004A - JANUARY 1995 - REVISED JANUARY 1997

JT (R-GDIP-T**)

CERAMIC DUAL-IN-LINE

24 LEADS SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB



CERAMIC DUAL FLATPACK

W (R-GDFP-F24)



NOTES: A. All linear dimensions are in inches (millimeters).

- This drawing is subject to change without notice. В.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
 E. Falls within Mil-Std 1835 GDFP2-F20



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a metal lid.

D. Falls within JEDEC MS-004



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated