



PAL16R8 Family

20-Pin TTL Programmable Array Logic

DISTINCTIVE CHARACTERISTICS

- As fast as 4.5 ns maximum propagation delay
- Popular 20-pin architectures: 16L8, 16R8, 16R6, 16R4
- Programmable replacement for high-speed TTL logic
- Register preload for testability
- Power-up reset for initialization
- Extensive third-party software and programmer support through FusionPLD partners
- 20-Pin DIP and PLCC packages save space
- 28-Pin PLCC-4 package provides ultra-clean high-speed signals

GENERAL DESCRIPTION

The PAL16R8 Family (PAL16L8, PAL16R8, PAL16R6, PAL16R4) includes the PAL16R8-5/4 Series which provides the highest speed in the 20-pin TTL PAL device family, making the series ideal for high-performance applications. The PAL16R8 Family is provided with standard 20-pin DIP and PLCC pinouts and a 28-pin PLCC pinout. The 28-pin PLCC pinout contains seven extra ground pins interleaved between the outputs to reduce noise and increase speed.

The devices provide user-programmable logic for replacing conventional SSI/MSI gates and flip-flops at a reduced chip count.

The family allows the systems engineer to implement the design on-chip, by opening fuse links to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required time-consuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

The PAL device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array.

The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.

In addition, the PAL device provides the following options:

- Variable input/output pin ratio
- Programmable three-state outputs
- Registers with feedback


Product terms with all connections opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state. Registers consist of D-type flip-flops that are loaded on the LOW-to-HIGH transition of the clock. Unused input pins should be tied to V_{CC} or GND.

The entire PAL device family is supported by the FusionPLD partners. The PAL family is programmed on conventional PAL device programmers with appropriate personality and socket adapter modules. Once the PAL device is programmed and verified, an additional connection may be opened to prevent pattern readout. This feature secures proprietary circuits.


PRODUCT SELECTOR GUIDE

Device	Dedicated Inputs	Outputs	Product Terms/ Output	Feedback	Enable
PAL16L8	10	6 comb. 2 comb.	7 7	I/O —	prog. prog.
PAL16R8	8	8 reg.	8	reg.	pin
PAL16R6	8	6 reg. 2 comb.	8 7	reg. I/O	pin prog.
PAL16R4	8	4 reg. 4 comb.	8 7	reg. I/O	pin prog.

BLOCK DIAGRAMS




16492D-1




16492D-2

BLOCK DIAGRAMS



16492D-3




16492D-4

CONNECTION DIAGRAMS


Top View

DIP




16492D-5

20-Pin PLCC



16492D-6

28-Pin PLCC



16492D-7

PIN DESIGNATIONS

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- O = Output
- \overline{OE} = Output Enable
- V_{CC} = Supply Voltage

Note:


Pin 1 is marked for orientation.

Note	16L8	16R8	16R6	16R4
1	I ₀	CLK	CLK	CLK
2	I ₉	\overline{OE}	\overline{OE}	\overline{OE}
3	O ₁	O ₁	I/O ₁	I/O ₁
4	I/O ₂	O ₂	O ₂	I/O ₂
5	I/O ₃	O ₃	O ₃	O ₃
6	I/O ₄	O ₄	O ₄	O ₄
7	I/O ₅	O ₅	O ₅	O ₅
8	I/O ₆	O ₆	O ₆	O ₆
9	I/O ₇	O ₇	O ₇	I/O ₇
10	O ₈	O ₈	I/O ₈	I/O ₈

ORDERING INFORMATION

Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations	
PAL16L8	-5PC, -5JC, -4JC
PAL16R8	
PAL16R6	
PAL16R4	
PAL16L8-7	PC, JC, DC
PAL16R8-7	
PAL16R6-7	
PAL16R4-7	
PAL16L8D/2	PC, JC
PAL16R8D/2	
PAL16R6D/2	
PAL16R4D/2	


Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

Commercial Products (MMI Marking Only)

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations		
PAL16L8	B, B-2, A, B-4	CN, CNL, CJ
PAL16R8		
PAL16R6		
PAL16R4		

Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Note: Marked with MMI logo.

FUNCTIONAL DESCRIPTION

Standard 20-Pin PAL Family

The standard bipolar 20-pin PAL family devices have common electrical characteristics and programming procedures. Four different devices are available, including both registered and combinatorial devices. All parts are produced with a fuse link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit. Utilizing an easily-implemented programming algorithm, these products can be rapidly programmed to any customized pattern. Extra test words are pre-programmed during manufacturing to ensure extremely high field programming yields, and provide extra test paths to achieve excellent parametric correlation.

Pinouts

The PAL16R8 Family is available in the standard 20-pin DIP and PLCC pinouts and the PAL16R8-4 Series is available in the new 28-pin PLCC pinout. The 28-pin PLCC pinout gives the designer the cleanest possible signal with only 4.5 ns delay.

The PAL16R8-4 pinout has been designed to minimize the noise that can be generated by high-speed signals. Because of its inherently shorter leads, the PLCC package is the best package for use in high-speed designs. The short leads and multiple ground signals reduce the effective lead inductance, minimizing ground bounce. Placing the ground pins between the outputs optimizes the ground bounce protection, and also isolates the outputs from each other, eliminating cross-talk. This pinout can reduce the effective propagation delay by as much as 20% from a standard DIP pinout. Design files for PAL16R8-4 Series devices are written as if the device had a standard 20-pin DIP pinout for most design software packages.

Variable Input/Output Pin Ratio

The registered devices have eight dedicated input lines, and each combinatorial output is an I/O pin. The PAL16L8 has ten dedicated input lines and six of the eight combinatorial outputs are I/O pins. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to V_{CC} or GND.

Programmable Three-State Outputs

Each output has a three-state output buffer with three-state control. On combinatorial outputs, a product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin and may be configured as a dedicated input if the output buffer is always disabled. On registered outputs, an input pin controls the enabling of the three-state outputs.

Registers with Feedback

Registered outputs are provided for data storage and synchronization. Registers are composed of D-type flip-flops that are loaded on the LOW-to-HIGH transition of the clock input.

Register Preload

The register on the AMD marked 16R8, 16R6, and 16R4 devices can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

Power-Up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the PAL16R8 Family will be HIGH due to the active-low outputs. The V_{CC} rise must be monotonic and the reset delay time is 1000 ns maximum.

Security Fuse

After programming and verification, a PAL16R8 Family design can be secured by programming the security fuse. Once programmed, this fuse defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security fuse is programmed, the array will read as if every fuse is programmed.

Quality and Testability

The PAL16R8 Family offers a very high level of built-in quality. Extra programmable fuses provide a means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.


Technology

The PAL16R8-5, -7 and D/2 are fabricated with AMD's oxide isolated bipolar process. The array connections are formed with highly reliable PtSi fuses. The PAL16R8B, B-2, A and B-4 series are fabricated with AMD's advanced trench-isolated bipolar process. The array connections are formed with proven TiW fuses for reliable operation. These processes reduce parasitic capacitances and minimum geometries to provide higher performance.

LOGIC DIAGRAM

DIP and 20-Pin PLCC (28-Pin PLCC) Pinouts


16L8 (-4)



16492D-8

LOGIC DIAGRAM
DIP and 20-Pin PLCC (28-Pin PLCC) Pinouts


16R8 (-4)



16492D-9

LOGIC DIAGRAM


DIP and 20-Pin PLCC (28-Pin PLCC) Pinouts



16492D-10

LOGIC DIAGRAM
DIP and 20-Pin PLCC (28-Pin PLCC) Pinouts

16R4 (-4)



16492D-11



ABSOLUTE MAXIMUM RATINGS

Ambient Temperature with Power Applied	-65°C to +150°C
Storage Temperature	-55°C to +125°C
Supply Voltage with Respect to Ground	-0.5 V to + 7.0 V
DC Input Voltage	-1.2 V to $V_{CC} + 0.5$ V
DC Input Current	-30 mA to + 5 mA
DC Output or I/O Pin Voltage	-0.5 V to $V_{CC} + 0.5$ V
Static Discharge Voltage	2001 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)	Operating in Free Air	0°C to +75°C
Supply Voltage (V_{CC})	with Respect to Ground	+4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V_{OH}	Output HIGH Voltage	$I_{OH} = -3.2$ mA $V_{IN} = V_{IH}$ or V_{IL} $V_{CC} = \text{Min}$	2.4		V
V_{OL}	Output LOW Voltage	$I_{OL} = 24$ mA $V_{IN} = V_{IH}$ or V_{IL} $V_{CC} = \text{Min}$		0.5	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
V_I	Input Clamp Voltage	$I_{IN} = -18$ mA, $V_{CC} = \text{Min}$		-1.2	V
I_{IH}	Input HIGH Current	$V_{IN} = 2.7$ V, $V_{CC} = \text{Max}$ (Note 2)		25	μA
I_{IL}	Input LOW Current	$V_{IN} = 0.4$ V, $V_{CC} = \text{Max}$ (Note 2)		-250	μA
I_I	Maximum Input Current	$V_{IN} = 5.5$ V, $V_{CC} = \text{Max}$		1	mA
I_{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 2.7$ V, $V_{CC} = \text{Max}$ $V_{IN} = V_{IH}$ or V_{IL} (Note 2)		100	μA
I_{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0.4$ V, $V_{CC} = \text{Max}$ $V_{IN} = V_{IH}$ or V_{IL} (Note 2)		-100	μA
I_{SC}	Output Short-Circuit Current	$V_{OUT} = 0.5$ V, $V_{CC} = \text{Max}$ (Note 3)	-30	-130	mA
I_{CC}	Supply Current	$V_{IN} = 0$ V, Outputs Open ($I_{OUT} = 0$ mA) $V_{CC} = \text{Max}$		210	mA

Notes:

- These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).
- Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. $V_{OUT} = 0.5$ V has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions	Typ	Unit
C _{IN}	Input Capacitance	CLK, \overline{OE}	8	pF
		I ₁ -I ₈		
C _{OUT}	Output Capacitance	V _{IN} = 2.0 V	5	
		V _{OUT} = 2.0 V		
		V _{CC} = 5.0 V		
		T _A = 25°C		
		f = 1 MHz		

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Description		-5		-4		Unit		
			Min (Note 3)	Max	Min (Note 3)	Max			
t _{PD}	Input or Feedback to Combinatorial Output		16L8, 16R8, 16R4	1	5	1	4.5	ns	
t _S	Setup Time from Input or Feedback to Clock		16R8, 16R6, 16R4	4.5		4.5		ns	
t _H	Hold Time			0		0		ns	
t _{CO}	Clock to Output			1	4.0	1	3.5	ns	
t _{SKWR}	Skew Between Registered Outputs (Note 4)				1		0.5	ns	
t _{WL}	Clock Width	LOW		4		4		ns	
t _{WH}		HIGH		4		4		ns	
f _{MAX}	Maximum Frequency (Note 5)	External Feedback		1/(t _S + t _{CO})	117		125		MHz
		Internal Feedback (f _{CNT})		1/(t _S + t _{CF}) (Note 6)	125		125		MHz
		No Feedback		1/(t _{WH} + t _{WL})	125		125		MHz
t _{PZX}	\overline{OE} to Output Enable				1	6.5	1	6.5	ns
t _{PXZ}	\overline{OE} to Output Disable			1	5	1	5	ns	
t _{EA}	Input to Output Enable Using Product Term Control		16L8, 16R6, 16R4	2	6.5	2	6.5	ns	
t _{ER}	Input to Output Disable Using Product Term Control			2	5	2	5	ns	

Notes:

2. See Switching Test Circuit for test conditions.
3. Output delay minimums for t_{PD}, t_{CO}, t_{PZX}, t_{PXZ}, t_{EA}, and t_{ER} are defined under best case conditions. Future process improvements may alter these values; therefore, minimum values are recommended for simulation purposes only.
4. Skew testing takes into account pattern and switching direction differences between outputs.
5. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where the frequency may be affected.
6. t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation:
t_{CF} = 1/f_{MAX} (internal feedback) – t_S.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-55°C to +125°C
Supply Voltage with Respect to Ground	-0.5 V to + 7.0 V
DC Input Voltage	-1.2 V to + 7.0 V
DC Input Current	-30 mA to + 5 mA
DC Output or I/O Pin Voltage	-0.5 V to $V_{CC} + 0.5$ V
Static Discharge Voltage	2001 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)	Operating in Free Air	0°C to +75°C
Supply Voltage (V_{CC})	with Respect to Ground	+4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V_{OH}	Output HIGH Voltage	$I_{OH} = -3.2$ mA $V_{IN} = V_{IH}$ or V_{IL} $V_{CC} = \text{Min}$	2.4		V
V_{OL}	Output LOW Voltage	$I_{OL} = 24$ mA $V_{IN} = V_{IH}$ or V_{IL} $V_{CC} = \text{Min}$		0.5	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
V_I	Input Clamp Voltage	$I_{IN} = -18$ mA, $V_{CC} = \text{Min}$		-1.2	V
I_{IH}	Input HIGH Current	$V_{IN} = 2.7$ V, $V_{CC} = \text{Max}$ (Note 2)		25	μ A
I_{IL}	Input LOW Current	$V_{IN} = 0.4$ V, $V_{CC} = \text{Max}$ (Note 2)		-250	μ A
I_I	Maximum Input Current	$V_{IN} = 5.5$ V, $V_{CC} = \text{Max}$		1	mA
I_{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 2.7$ V, $V_{CC} = \text{Max}$ $V_{IN} = V_{IH}$ or V_{IL} (Note 2)		100	μ A
I_{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0.4$ V, $V_{CC} = \text{Max}$ $V_{IN} = V_{IH}$ or V_{IL} (Note 2)		-100	μ A
I_{SC}	Output Short-Circuit Current	$V_{OUT} = 0.5$ V, $V_{CC} = \text{Max}$ (Note 3)	-30	-130	mA
I_{CC}	Supply Current	$V_{IN} = 0$ V, Outputs Open ($I_{OUT} = 0$ mA) $V_{CC} = \text{Max}$		180	mA

Notes:

- These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).
- Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. $V_{OUT} = 0.5$ V has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Typ	Unit
C _{IN}	Input Capacitance	V _{IN} = 2.0 V	V _{CC} = 5.0 V T _A = 25°C f = 1 MHz	5	pF
C _{OUT}	Output Capacitance	V _{OUT} = 2.0 V		8	

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Description		Min (Note 3)	Max	Unit		
t _{PD}	Input or Feedback to Combinatorial Output		16L8, 16R6, 16R4	3	7.5	ns	
		1 Output Switching		3	7		
t _S	Setup Time from Input or Feedback to Clock		16R8, 16R6, 16R4	7		ns	
t _H	Hold Time			0		ns	
t _{CO}	Clock to Output			1	6.5	ns	
t _{SKEW}	Skew Between Registered Outputs (Note 4)				1	ns	
t _{WL}	Clock Width	LOW		5		ns	
t _{WH}		HIGH		5		ns	
f _{MAX}	Maximum Frequency (Note 5)	External Feedback		1/(t _S + t _{CO})	74		MHz
		Internal Feedback (f _{CNT})		1/(t _S + t _{CF}) (Note 6)	100		MHz
		No Feedback		1/(t _{WH} + t _{WL})	100		MHz
t _{PZX}	\overline{OE} to Output Enable				1	8	ns
t _{PXZ}	\overline{OE} to Output Disable			1	8	ns	
t _{EA}	Input to Output Enable Using Product Term Control		16L8, 16R6, 16R4	3	10	ns	
t _{ER}	Input to Output Disable Using Product Term Control			3	10	ns	

Notes:

2. See Switching Test Circuit for test conditions.
3. Output delay minimums for t_{PD}, t_{CO}, t_{PZX}, t_{PXZ}, t_{EA}, and t_{ER} are defined under best case conditions. Future process improvements may alter these values; therefore, minimum values are recommended for simulation purposes only.
4. Skew is measured with all outputs switching in the same direction.
5. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where the frequency may be affected.
6. t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation:
t_{CF} = 1/f_{MAX} (internal feedback) – t_S.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65°C to $+150^{\circ}\text{C}$
 Ambient Temperature with
 Power Applied -55°C to $+125^{\circ}\text{C}$
 Supply Voltage with
 Respect to Ground -0.5 V to $+7.0\text{ V}$
 DC Input Voltage -1.5 V to $+5.5\text{ V}$
 DC Output or I/O Pin Voltage -0.5 V to $+5.5\text{ V}$
 Static Discharge Voltage 2001 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)
 Operating in Free Air 0°C to $+75^{\circ}\text{C}$
 Supply Voltage (V_{CC})
 with Respect to Ground $+4.75\text{ V}$ to $+5.25\text{ V}$

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V_{OH}	Output HIGH Voltage	$I_{OH} = -3.2\text{ mA}$ $V_{IN} = V_{IH}$ or V_{IL} $V_{CC} = \text{Min}$	2.4		V
V_{OL}	Output LOW Voltage	$I_{OL} = 24\text{ mA}$ $V_{IN} = V_{IH}$ or V_{IL} $V_{CC} = \text{Min}$		0.5	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
V_I	Input Clamp Voltage	$I_{IN} = -18\text{ mA}$, $V_{CC} = \text{Min}$		-1.5	V
I_{IH}	Input HIGH Current	$V_{IN} = 2.4\text{ V}$, $V_{CC} = \text{Max}$ (Note 2)		25	μA
I_{IL}	Input LOW Current	$V_{IN} = 0.4\text{ V}$, $V_{CC} = \text{Max}$ (Note 2)		-250	μA
I_I	Maximum Input Current	$V_{IN} = 5.5\text{ V}$, $V_{CC} = \text{Max}$		100	μA
I_{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 2.4\text{ V}$, $V_{CC} = \text{Max}$ $V_{IN} = V_{IH}$ or V_{IL} (Note 2)		100	μA
I_{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0.4\text{ V}$, $V_{CC} = \text{Max}$ $V_{IN} = V_{IH}$ or V_{IL} (Note 2)		-100	μA
I_{SC}	Output Short-Circuit Current	$V_{OUT} = 0.5\text{ V}$, $V_{CC} = \text{Max}$ (Note 3)	-30	-130	mA
I_{CC}	Supply Current	$V_{IN} = 0\text{ V}$, Outputs Open ($I_{OUT} = 0\text{ mA}$) $V_{CC} = \text{Max}$		180	mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).
3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. $V_{OUT} = 0.5\text{ V}$ has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Typ	Unit
C _{IN}	Input Capacitance	V _{IN} = 2.0 V	V _{CC} = 5.0 V T _A = 25°C	5	pF
C _{OUT}	Output Capacitance	V _{OUT} = 2.0 V	f = 1 MHz	8	

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Description		Min (Note 3)	Max	Unit		
t _{PD}	Input or Feedback to Combinatorial Output		16L8, 16R6, 16R4	3	10	ns	
t _S	Setup Time from Input or Feedback to Clock		16R8, 16R6, 16R4	10		ns	
t _H	Hold Time			0		ns	
t _{CO}	Clock to Output			3	7	ns	
t _{WL}	Clock Width	LOW		8		ns	
t _{WH}		HIGH		8		ns	
f _{MAX}	Maximum Frequency (Note 4)	External Feedback		1/(t _S + t _{CO})	58.8		MHz
		Internal Feedback (f _{CNT})		1/(t _S + t _{CF}) (Note 5)	60		MHz
		No Feedback		1/(t _{WH} + t _{WL})	62.5		MHz
t _{PZX}	\overline{OE} to Output Enable				2	10	ns
t _{PXZ}	\overline{OE} to Output Disable				2	10	ns
t _{EA}	Input to Output Enable Using Product Term Control		16L8, 16R6,	3	10	ns	
t _{ER}	Input to Output Disable Using Product Term Control		16R4	3	10	ns	

Notes:

2. See Switching Test Circuit for test conditions.
3. Output delay minimums for t_{PD}, t_{CO}, t_{PZX}, t_{PXZ}, t_{EA}, and t_{ER} are defined under best case conditions. Future process improvements may alter these values; therefore, minimum values are recommended for simulation purposes only.
4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where the frequency may be affected.
5. t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation:
t_{CF} = 1/f_{MAX} (internal feedback) – t_S.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	−65°C to +150°C
Ambient Temperature with Power Applied	−55°C to +125°C
Supply Voltage with Respect to Ground	−0.5 V to +7.0 V
DC Input Voltage	−1.5 V to $V_{CC} + 0.5$ V
DC Output or I/O Pin Voltage	−0.5 V to $V_{CC} + 0.5$ V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)	Operating in Free Air	0°C to +75°C
Supply Voltage (V_{CC})	with Respect to Ground	+4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V_{OH}	Output HIGH Voltage	$I_{OH} = -3.2$ mA $V_{IN} = V_{IH}$ or V_{IL} $V_{CC} = \text{Min}$	2.4		V
V_{OL}	Output LOW Voltage	$I_{OL} = 24$ mA $V_{IN} = V_{IH}$ or V_{IL} $V_{CC} = \text{Min}$		0.5	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
V_I	Input Clamp Voltage	$I_{IN} = -18$ mA, $V_{CC} = \text{Min}$	−1.2	V	
I_{IH}	Input HIGH Current	$V_{IN} = 2.4$ V, $V_{CC} = \text{Max}$ (Note 2)		25	μA
I_{IL}	Input LOW Current	$V_{IN} = 0.4$ V, $V_{CC} = \text{Max}$ (Note 2)		−250	μA
I_I	Maximum Input Current	$V_{IN} = 5.5$ V, $V_{CC} = \text{Max}$		100	μA
I_{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 2.4$ V, $V_{CC} = \text{Max}$ $V_{IN} = V_{IH}$ or V_{IL} (Note 2)		100	μA
I_{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0.4$ V, $V_{CC} = \text{Max}$ $V_{IN} = V_{IH}$ or V_{IL} (Note 2)		−100	μA
I_{SC}	Output Short-Circuit Current	$V_{OUT} = 0.5$ V, $V_{CC} = \text{Max}$ (Note 3)	−30	−130	mA
I_{CC}	Supply Current	$V_{IN} = 0$ V, Outputs Open ($I_{OUT} = 0$ mA) $V_{CC} = \text{Max}$		180	mA

Notes:

- These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).
- Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. $V_{OUT} = 0.5$ V has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Typ	Unit
C _{IN}	Input Capacitance	V _{IN} = 2.0 V	V _{CC} = 5.0 V T _A = 25°C f = 1 MHz	8	pF
C _{OUT}	Output Capacitance	V _{OUT} = 2.0 V		9	

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Description		Min	Max	Unit	
t _{PD}	Input or Feedback to Combinatorial Output		16L8, 16R6, 16R4	15	ns	
t _S	Setup Time from Input or Feedback to Clock		16R8, 16R6, 16R4	15	ns	
t _H	Hold Time			0	ns	
t _{CO}	Clock to Output or Feedback			12	ns	
t _{WL}	Clock Width	LOW		10	ns	
t _{WH}		HIGH		10	ns	
f _{MAX}	Maximum Frequency (Note 3)	External Feedback		1/(t _S + t _{CO})	37	MHz
		No Feedback		1/(t _{WH} + t _{WL})	50	MHz
t _{PZX}	\overline{OE} to Output Enable				15	ns
t _{PXZ}	\overline{OE} to Output Disable				15	ns
t _{EA}	Input to Output Enable Using Product Term Control			16R8, 16R6, 16R4	15	ns
t _{ER}	Input to Output Disable Using Product Term Control		15		ns	

Notes:

2. See Switching Test Circuit for test conditions.
3. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-55°C to +125°C
Supply Voltage with Respect to Ground	-0.5 V to +7.0 V
DC Input Voltage	-1.5 V to $V_{CC} + 0.5$ V
DC Output or I/O Pin Voltage	-0.5 V to $V_{CC} + 0.5$ V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)	Operating in Free Air	0°C to +75°C
Supply Voltage (V_{CC})	with Respect to Ground	+4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V_{OH}	Output HIGH Voltage	$I_{OH} = -3.2$ mA $V_{IN} = V_{IH}$ or V_{IL} $V_{CC} = \text{Min}$	2.4		V
V_{OL}	Output LOW Voltage	$I_{OL} = 24$ mA $V_{IN} = V_{IH}$ or V_{IL} $V_{CC} = \text{Min}$		0.5	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
V_I	Input Clamp Voltage	$I_{IN} = -18$ mA, $V_{CC} = \text{Min}$		-1.2	V
I_{IH}	Input HIGH Current	$V_{IN} = 2.7$ V, $V_{CC} = \text{Max}$ (Note 2)		25	μ A
I_{IL}	Input LOW Current	$V_{IN} = 0.4$ V, $V_{CC} = \text{Max}$ (Note 2)		-100	μ A
I_I	Maximum Input Current	$V_{IN} = 5.5$ V, $V_{CC} = \text{Max}$		100	μ A
I_{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 2.7$ V, $V_{CC} = \text{Max}$ $V_{IN} = V_{IH}$ or V_{IL} (Note 2)		100	μ A
I_{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0.4$ V, $V_{CC} = \text{Max}$ $V_{IN} = V_{IH}$ or V_{IL} (Note 2)		-100	μ A
I_{SC}	Output Short-Circuit Current	$V_{OUT} = 0.5$ V, $V_{CC} = \text{Max}$ (Note 3)	-30	-130	mA
I_{CC}	Supply Current	$V_{IN} = 0$ V, Outputs Open ($I_{OUT} = 0$ mA) $V_{CC} = \text{Max}$		90	mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).
3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. $V_{OUT} = 0.5$ V has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Typ	Unit
C _{IN}	Input Capacitance	V _{IN} = 2.0 V	V _{CC} = 5.0 V T _A = 25°C f = 1 MHz	7	pF
C _{OUT}	Output Capacitance	V _{OUT} = 2.0 V		7	

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Description		Min	Max	Unit
t _{PD}	Input or Feedback to Combinatorial Output			25	ns
t _S	Setup Time from Input or Feedback to Clock		25		ns
t _H	Hold Time		0		ns
t _{CO}	Clock to Output			15	ns
t _{WL}	Clock Width	LOW	15		ns
t _{WH}		HIGH	15		ns
f _{MAX}	Maximum Frequency (Note 4)	External Feedback	1/(t _S + t _{CO})	25	MHz
		Internal Feedback (f _{CNT})	1/(t _S + t _{CF}) (Note 5)	28.5	MHz
		No Feedback	1/(t _{WH} + t _{WL})	33	MHz
t _{PZX}	\overline{OE} to Output Enable			20	ns
t _{PXZ}	\overline{OE} to Output Disable			20	ns
t _{EA}	Input to Output Enable Using Product Term Control			25	ns
t _{ER}	Input to Output Disable Using Product Term Control			25	ns

Notes:

2. See Switching Test Circuit for test conditions.
3. Calculated from measured f_{MAX} internal.
4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
5. t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation:
t_{CF} = 1/f_{MAX} (internal feedback) – t_S.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	−65°C to +150°C
Ambient Temperature with Power Applied	−55°C to +125°C
Supply Voltage with Respect to Ground	−0.5 V to + 7.0 V
DC Input Voltage	−1.5 V to $V_{CC} + 0.5 V$
DC Output or I/O Pin Voltage	−0.5 V to $V_{CC} + 0.5 V$

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)	Operating in Free Air	0°C to +75°C
Supply Voltage (V_{CC})	with Respect to Ground	+4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V_{OH}	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}$ $V_{IN} = V_{IH}$ or V_{IL} $V_{CC} = \text{Min}$	2.4		V
V_{OL}	Output LOW Voltage	$I_{OL} = 24 \text{ mA}$ $V_{IN} = V_{IH}$ or V_{IL} $V_{CC} = \text{Min}$		0.5	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
V_I	Input Clamp Voltage	$I_{IN} = -18 \text{ mA}$, $V_{CC} = \text{Min}$		−1.2	V
I_{IH}	Input HIGH Current	$V_{IN} = 2.7 \text{ V}$, $V_{CC} = \text{Max}$ (Note 2)		25	μA
I_{IL}	Input LOW Current	$V_{IN} = 0.4 \text{ V}$, $V_{CC} = \text{Max}$ (Note 2)		−250	μA
I_I	Maximum Input Current	$V_{IN} = 5.5 \text{ V}$, $V_{CC} = \text{Max}$		100	μA
I_{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 2.7 \text{ V}$, $V_{CC} = \text{Max}$ $V_{IN} = V_{IH}$ or V_{IL} (Note 2)		100	μA
I_{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0.4 \text{ V}$, $V_{CC} = \text{Max}$ $V_{IN} = V_{IH}$ or V_{IL} (Note 2)		−100	μA
I_{SC}	Output Short-Circuit Current	$V_{OUT} = 0.5 \text{ V}$, $V_{CC} = \text{Max}$ (Note 3)	−30	−130	mA
I_{CC}	Supply Current	16L8	$V_{IN} = 0 \text{ V}$, Outputs Open ($I_{OUT} = 0 \text{ mA}$) $V_{CC} = \text{Max}$	155	mA
		16R8/6/4		180	

Notes:

- These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).
- Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. $V_{CC} = 0.5 \text{ V}$ has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Typ	Unit
C _{IN}	Input Capacitance	V _{IN} = 2.0 V	V _{CC} = 5.0 V T _A = 25°C f = 1 MHz	7	pF
C _{OUT}	Output Capacitance	V _{OUT} = 2.0 V		7	

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Description		Min	Max	Unit
t _{PD}	Input or Feedback to Combinatorial Output			25	ns
t _S	Setup Time from Input or Feedback to Clock		25		ns
t _H	Hold Time		0		ns
t _{CO}	Clock to Output			15	ns
t _{WL}	Clock Width	LOW	15		ns
t _{WH}		HIGH	15		ns
f _{MAX}	Maximum Frequency (Note 4)	External Feedback	1/(t _S + t _{CO})	25	MHz
		Internal Feedback (f _{CNT})	1/(t _S + t _{CF}) (Note 5)	28.5	MHz
		No Feedback	1/(t _{WH} + t _{WL})	33	MHz
t _{PZX}	\overline{OE} to Output Enable			20	ns
t _{PXZ}	\overline{OE} to Output Disable			20	ns
t _{EA}	Input to Output Enable Using Product Term Control			25	ns
t _{ER}	Input to Output Disable Using Product Term Control			25	ns

Notes:

2. See Switching Test Circuit for test conditions.
3. Calculated from measured f_{MAX} internal.
4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
5. t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation:
t_{CF} = 1/f_{MAX} (internal feedback) – t_S.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-55°C to +125°C
Supply Voltage with Respect to Ground	-0.5 V to +7.0 V
DC Input Voltage	-1.5 V to +5.5 V
DC Output or I/O Pin Voltage	5.5 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T _A)	Operating in Free Air	0°C to +75°C
Supply Voltage (V _{CC})	with Respect to Ground	+4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -1 mA V _{IN} = V _{IH} or V _{IL} V _{CC} = Min	2.4		V
V _{OL}	Output LOW Voltage	I _{OL} = 8 mA V _{IN} = V _{IH} or V _{IL} V _{CC} = Min		0.5	V
V _{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V _{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
V _I	Input Clamp Voltage	I _{IN} = -18 mA, V _{CC} = Min		-1.5	V
I _{IH}	Input HIGH Current	V _{IN} = 2.4 V, V _{CC} = Max (Note 2)		25	μA
I _{IL}	Input LOW Current	V _{IN} = 0.4 V, V _{CC} = Max (Note 2)		-250	μA
I _I	Maximum Input Current	V _{IN} = 5.5 V, V _{CC} = Max		100	μA
I _{OZH}	Off-State Output Leakage Current HIGH	V _{OUT} = 2.4 V, V _{CC} = Max V _{IN} = V _{IH} or V _{IL} (Note 2)		100	μA
I _{OZL}	Off-State Output Leakage Current LOW	V _{OUT} = 0.4 V, V _{CC} = Max V _{IN} = V _{IH} or V _{IL} (Note 2)		-100	μA
I _{SC}	Output Short-Circuit Current	V _{OUT} = 0.5 V, V _{CC} = Max (Note 3)	-30	-250	mA
I _{CC}	Supply Current	V _{IN} = 0 V, Outputs Open (I _{OUT} = 0 mA) V _{CC} = Max		55	mA

Notes:

- These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).
- Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. V_{OUT} = 0.5 V as been chosen to avoid test problems caused by tester ground degradation.







SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)

Parameter Symbol	Parameter Description		Min	Max	Unit
t _{PD}	Input or Feedback to Combinatorial Output			35	ns
t _S	Setup Time from Input or Feedback to Clock		35		ns
t _H	Hold Time		0		ns
t _{CO}	Clock to Output or Feedback			25	ns
t _{WL}	Clock Width	LOW	25		ns
t _{WH}		HIGH	25		ns
f _{MAX}	Maximum Frequency (Note 2)	External Feedback	1/(t _S + t _{CO})		MHz
		No Feedback	1/(t _{WH} + t _{WL})		MHz
t _{PZX}	\overline{OE} to Output Enable			25	ns
t _{PXZ}	\overline{OE} to Output Disable			25	ns
t _{EA}	Input to Output Enable Using Product Term Control		16L8, 16R6,	35	ns
t _{ER}	Input to Output Disable Using Product Term Control		16R4	35	ns

Notes:

1. See Switching Test Circuit for test conditions.
2. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

SWITCHING WAVEFORMS



Notes:


1. $V_T = 1.5\text{ V}$
2. Input pulse amplitude 0 V to 3.0 V
3. Input rise and fall times 2 ns–3 ns typical.

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
	Does Not Apply	Center Line is High-Impedance "Off" State

KS000010-PAL

SWITCHING TEST CIRCUIT




16492D-18

Specification	S ₁	C _L	Commercial		Measured Output Value
			R ₁	R ₂	
t _{PD} , t _{CO}	Closed	50 pF	All but B-4: 200 Ω	All but B-4: 390 Ω	1.5 V
t _{PZX} , t _{EA}	Z → H: Open Z → L: Closed				1.5 V
t _{PXZ} , t _{ER}	H → Z: Open L → Z: Closed	5 pF	B-4: 800 Ω	B-4: 1.56 kΩ	H → Z: V _{OH} - 0.5 V L → Z: V _{OL} + 0.5 V


MEASURED SWITCHING CHARACTERISTICS for the PAL16R8-5

$V_{CC} = 4.75\text{ V}$, $T_A = 75^\circ\text{C}$ (Note 1)



16492D-19

t_{PD} vs. Number of Outputs Switching



16492D-20

t_{PD} vs. Load Capacitance




$V_{CC} = 5.25\text{ V}$, $T_A = 25^\circ\text{C}$

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where t_{PD} may be affected.


CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS for the PAL16R8-4/5

$V_{CC} = 5.0 \text{ V}$, $T_A = 25^\circ\text{C}$




MEASURED SWITCHING CHARACTERISTICS for the PAL16R8-7

$V_{CC} = 4.75\text{ V}$, $T_A = 75^\circ\text{C}$ (Note 1)



16492D-24

t_{PD} vs. Number of Outputs Switching



16492D-25


t_{PD} vs. Load Capacitance

Note:


1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where t_{PD} may be affected.

CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS for the PAL16R8-7


$V_{CC} = 5.0 \text{ V}$, $T_A = 25^\circ\text{C}$



Output, LOW




Output, HIGH




Input

INPUT/OUTPUT EQUIVALENT SCHEMATICS



16492D-29

Typical Input



16492D-30

Typical Output


POWER-UP RESET

The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will be HIGH due to the inverting output buffer. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways

V_{CC} can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:


- The V_{CC} rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Description	Max	Unit
t_{PR}	Power-Up Reset Time	1000	ns
t_s	Input or Feedback Setup Time	See Switching Characteristics	
t_{WL}	Clock Width LOW		



Power-Up Reset Waveform

► Plastic Dual In Line (PDIP) Packages




DIMENSION CODES	AMD PACKAGE TYPE & LEADCOUNT (JEDEC DRAWING NUMBER)									
	PD 008		PD 014		PD 016		PD 018		PD 020	
	(MS-001(D)BA)	(MS-001(D)AA)	(MS-001(D)BB)	(MS-001(D)AC)	(MS-001(D)AD)	MIN	MAX	MIN	MAX	MIN
A	0.140	0.200	0.140	0.200	0.140	0.200	0.140	0.200	0.140	0.200
b	0.014	0.022	0.014	0.022	0.014	0.022	0.014	0.022	0.014	0.022
b1	0.045	0.065	0.045	0.065	0.045	0.065	0.045	0.065	0.045	0.065
C	0.008	0.015	0.008	0.015	0.008	0.015	0.008	0.015	0.008	0.015
D	0.375	0.395	0.745	0.760	0.745	0.760	0.890	0.920	1.010	1.040
E1	0.240	0.280	0.240	0.280	0.240	0.280	0.240	0.280	0.240	0.280
E	0.300	0.325	0.300	0.325	0.300	0.325	0.300	0.325	0.300	0.325
e	0.090	0.110	0.090	0.110	0.090	0.110	0.090	0.110	0.090	0.110
L	0.120	0.160	0.120	0.160	0.120	0.160	0.120	0.160	0.120	0.160
Q	0.015	0.060	0.015	0.060	0.015	0.060	0.017	0.060	0.015	0.060
S1	0.005	—	0.005	—	0.005	—	0.005	—	0.005	—
e _b	0.330	0.430	0.330	0.430	0.330	0.430	0.330	0.430	0.330	0.430
($\alpha_1 - \alpha_2$)	0°	10°	0°	10°	0°	10°	0°	10°	0°	10°
(α_1, α_2)	0°	15°	0°	15°	0°	15°	0°	15°	0°	15°
N	8		14		16		18		20	

Notes:

- All dimensions are in inches.
- A notch, tab, or pin one identification mark shall be located adjacent to the device pin one.
- Lead thickness increases by a maximum of 0.003 inch when a the solder lead finish is applied.
- The minimum limit for this dimension in a PD 016 package is 0.030 inch in the four corner leads.
- These dimensions do not include mold flash or protrusion.
- This dimension is measured from the outside of the leads and 0.015 inch below the plane of the package exit, as defined by the top of the lead.
- This dimension is measured from the seating plane.
- This dimension is measured from the seating plane (or from the lowest point of the lead shoulder width that measures 0.040 inch) to the lead tip.
- The difference between these two dimensions should not exceed 7°.
- When standoff has radii, the seating plane location is defined where the lead width equals 0.040 inch.
- PD is AMD's internal designator for a plastic dual-in-line package.

► Plastic Leaded Chip Carrier (PLCC) Packages

Square Packages




DIMENSION CODES	AMD PACKAGE TYPE & LEADCOUNT (JEDEC DRAWING NUMBER)											
	PL 020		PL 028, PLH028		PL 044		PL 052		PL 068, PLH068		PL 084, PLH084	
	(MS-018(A)AA)	(MS-018(A)AB)	(MS-018(A)AC)	(MO-047(A)AD)	(MO-047(B)AE)	(MO-047(B)AF)	MIN	MAX	MIN	MAX	MIN	MAX
A	0.165	0.180	0.165	0.180	0.165	0.180	0.165	0.180	0.165	0.180	0.165	0.180
A1	0.090	0.120	0.090	0.120	0.090	0.120	0.090	0.130	0.090	0.130	0.090	0.130
A2	0.062	0.083	0.062	0.083	0.062	0.083	0.062	0.083	0.062	0.083	0.062	0.083
D, E	0.385	0.395	0.485	0.495	0.685	0.695	0.785	0.795	0.985	0.995	1.185	1.195
D1, E1	0.350	0.356	0.450	0.456	0.650	0.656	0.750	0.756	0.950	0.956	1.150	1.156
D2, E2	0.290	0.330	0.390	0.430	0.590	0.630	0.690	0.730	0.890	0.930	1.090	1.130
D3, E3	0.200 REF		0.300 REF		0.500 REF		0.600 REF		0.800 REF		1.000 REF	
C	0.009	0.015	0.009	0.015	0.009	0.015	0.009	0.015	0.007	0.013	0.007	0.013

Notes:

- All dimensions are in inches.
- Dimensions "D" and "E" are measured from the outermost point.
- Dimensions "D₁" and "E₁" do not include corner mold flash. Allowable corner mold flash is 0.010 inch.
- Dimensions "A, A₁, D₂, and E₂" are measured from the points of contact to the base plane.
- Lead spacing as measured from the center-line to the center-line shall be within ±0.005 inch.
- J-bend lead tips should be located inside the "pockets."
- Lead coplanarity shall be within 0.004 inch as measured from the seating plane.
- Lead tweeze shall be within 0.0045 inch on each side as measured from a vertical flat plane.
- The lead pocket may be rectangular (as shown) or oval. If the corner lead pockets are connected, then 0.005-inch minimum lead spacing is required.
- PL is AMD's internal abbreviation for a PLCC. PLH refers to one that has been thermally enhanced with an embedded heat spreader.

► Ceramic Dual In Line (CDIP) Packages



(see table of dimensions on next page)

► Ceramic Dual In Line (CDIP) Packages

DIMENSION CODES	AMD PACKAGE TYPE & LEADCOUNT											
	CD 014		CD 016		CD 018		CD 020		CDV 020		CD3 022	
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	0.140	0.200	0.140	0.200	0.140	0.200	0.140	0.200	0.140	0.200	0.140	0.200
b	0.014	0.026	0.014	0.026	0.014	0.026	0.014	0.026	0.014	0.026	0.014	0.026
b1	0.014	0.023	0.014	0.023	0.014	0.023	0.014	0.023	0.014	0.023	0.014	0.023
b2	0.045	0.065	0.045	0.065	0.045	0.065	0.045	0.065	0.045	0.065	0.045	0.065
b3	0.023	0.045	0.023	0.045	0.023	0.045	0.023	0.045	0.023	0.045	0.023	0.045
C	0.008	0.018	0.008	0.018	0.008	0.018	0.008	0.018	0.008	0.018	0.008	0.018
C1	0.008	0.015	0.008	0.015	0.008	0.015	0.008	0.015	0.008	0.015	0.008	0.015
D	0.745	0.785	0.745	0.785	0.875	0.925	0.935	0.975	0.935	0.975	1.055	1.110
E	0.240	0.310	0.240	0.310	0.280	0.310	0.280	0.310	0.280	0.310	0.280	0.310
e	0.100 BASIC		0.100 BASIC		0.100 BASIC		0.100 BASIC		0.100 BASIC		0.100 BASIC	
eA	0.300 BASIC		0.300 BASIC		0.300 BASIC		0.300 BASIC		0.300 BASIC		0.300 BASIC	
eA/2	0.150 BASIC		0.150 BASIC		0.150 BASIC		0.150 BASIC		0.150 BASIC		0.150 BASIC	
eb	—	0.400	—	0.400	—	0.400	—	0.400	—	0.400	—	0.400
L	0.125	0.200	0.125	0.200	0.125	0.200	0.125	0.200	0.125	0.200	0.125	0.200
M	—	0.0015	—	0.0015	—	0.0015	—	0.0015	—	0.0015	—	0.0015
Q	0.015	0.060	0.015	0.060	0.015	0.060	0.015	0.060	0.015	0.060	0.015	0.060
S1	0.005	—	0.005	—	0.005	—	0.005	—	0.005	—	0.005	—
aaa	—	0.015	—	0.015	—	0.015	—	0.015	—	0.015	—	0.015
bbb	—	0.030	—	0.030	—	0.030	—	0.030	—	0.030	—	0.030
ccc	—	0.010	—	0.010	—	0.010	—	0.010	—	0.010	—	0.010
α	94°	105°	94°	105°	94°	105°	94°	105°	94°	105°	94°	105°
N	14		16		18		20		20		22	
MIL-STD 1835 Case Outline ¹⁰	D-1		D-2		D-6		D-8		D-8		D-7	

Notes:

1. All dimensions are in inches.
2. A notch, tab, or pin-one identification mark shall be located adjacent to pin one within the shaded area.
3. Dimensions "D" and "E" allow for off-center lid meniscus and glass overrun.
4. Dimensions "A" and "Q" are measured from the seating plane when the component is inserted into a 0.0415-inch minimum or 0.043-inch maximum gauge-hole socket.
5. Dimension "L" is measured from the seating plane to the lead tips.
6. For dimension "e," each lead spacing shall be located within ±0.010 inch of its true position.
7. This area may be a round, square, or rectangular shaped ultraviolet (UV) glass window in ceramic DIP packages for erasable memory products (designated as CDV).
8. Dimension "D" does not include units with bumper tape or clips.
9. CD is AMD's internal designator for a ceramic dual-in-line package. CD3 and CD4 indicate that the package width varies from the standard width for that pin-count. CDV means the package cap has a view window. CDE is a CD3 with a view window.
10. When "NL" is listed as the MIL-STD 1835 reference, the package is not listed in MIL-STD 1835.