SCAS559C - DECEMBER 1995 - REVISED OCTOBER 1996

- Provides System Clock Solution for Pentium™/82430HX/82430VX and PentiumPro 82440FX Chipsets
- Four Host-Clock Outputs With Programmable Frequency (50 MHz, 60 MHz, and 66 MHz)
- Six PCI Clock Outputs at Half-CPU Frequency
- One 48-MHz Universal Serial Bus (USB) Clock Output
- One 24-MHz Floppy Controller Output
- Two 14.318-MHz Reference Clock Outputs
- All Output Clock Frequencies Derived From Single 14.31818-MHz Crystal Input
- LVTTL-Compatible Inputs and Outputs
- Internal Loop Filters for Phase-Lock Loops Eliminate the Need for External Components
- Operates at 3.3-V V_{CC}
- Packaged in Plastic Small-Outline Package

(TOP VIEW) 28 REF0 V_{CC} X1 🛮 2 27 REF1 26 V_{CC} X2 **∏** 3 GND ¶4 25 SBCLK OE [5 24 TFCCLK HCLK0 6 23 **∏** GND HCLK1 **∏** 7 22 PCLK0 V_{CC} **[**] 8 21 T PCLK1 HCLK2 9 20 V_{CC} HCLK3 10 19 PCLK2 18 PCLK3 GND **1** 11 SEL1 12 17 ¶ GND SEL0 [] 13 16 PCLK4 15 PCLK5 V_{CC}I

DW PACKAGE

description

The CDC9843 is a high-performance clock synthesizer/driver that generates the system clocks necessary to support Pentium™/82430HX/82430VX and PentiumPro 82440FX chipsets. Four host-clock outputs (HCLKn) are programmable to one of three frequencies (50 MHz, 60 MHz, or 66 MHz) via the SEL0 and SEL1 control inputs. Six PCI-clock outputs (PCLKn) are half the frequency of CPU clock outputs and are delayed 1 ns to 4 ns from the rising edge of the CPU clock. In addition, a universal serial bus (USB) clock output at 48 MHz (SBCLK), a floppy controller clock at 24 MHz (FCCLK), and two 14.318-MHz reference clock outputs (REF0, REF1) are provided.

All output frequencies are generated from a 14.318-MHZ crystal input. A reference clock input can be provided at the X1 input instead of a crystal input.

Two phase-locked loops (PLLs) are used to generate the host clock frequency and the 48-MHz clock frequency. On-chip loop filters and internal feedback eliminate the need for external components. The PCI-clock frequency and floppy controller frequency are derived directly from the host-clock frequency and USB frequency, respectively. The PLL circuit can be bypassed in the test mode (i.e., SEL0 = SEL1 = H) to distribute a test clock provided at the X1 input.

The host- and PCI-clock outputs provide low-skew/low-jitter clock signals for reliable clock operation. All outputs are 3 state and are enabled via OE.

Because the CDC9843 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at the X1, as well as following any changes to the OE or SELn inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Pentium is a trademark of Intel Corporation.



CDC9843 PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS SCAS559C - DECEMBER 1995 - REVISED OCTOBER 1996


FUNCTION TABLE

OE	SEL0	SEL1	X1	HCLKn	PCLKn	REFn	SBCLK	FCCLK
L	Х	Х	14.318 MHz	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Н	L	L	14.318 MHz	50 MHz	25 MHz	14.318 MHz	48 MHz	24 MHz
Н	L	Н	14.318 MHz	60 MHz	30 MHz	14.318 MHz	48 MHz	24 MHz
Н	Н	L	14.318 MHz	66 MHz	33 MHz	14.318 MHz	48 MHz	24 MHz
Н	Н	Н	TCLK [†]	TCLK/2	TCLK/4	TCLK	TCLK/4	TCLK/8

[†] TCLK is a test-clock input at the X1 input during test mode.



functional block diagram





CDC9843 PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS

SCAS559C - DECEMBER 1995 - REVISED OCTOBER 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}–0.5 V to 4.6 V Input voltage range, V_I (see Note 1)-0.5 V to 4.6 V Voltage range applied to any output in the high-impedance state or power-off state, Input clamp current, I_{IK} (V_I < 0)—18 mA Storage temperature range, T_{stq} –65°C to 150°C

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	3.135	3.6	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	VCC	V
loh	High-level output current		-8	mA
l _{OL}	Low-level output current		8	mA
T _A	Operating free-air temperature	0	70	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP‡	MAX	UNIT
V_{IK}	$V_{CC} = 3.135 \text{ V},$	$I_{ } = -18 \text{ mA}$				-1.2	V
Voн	$V_{CC} = 3.135 \text{ V},$	$I_{OH} = -8 \text{ mA}$		2.5			V
VOL	V _{CC} = 3.135 V,	I _{OL} = 8 mA				0.4	V
lį	V _{CC} = 3.6 V,	$V_I = V_{CC}$ or GND				±1	μΑ
loz	V _{CC} = 3.6 V,	$V_O = V_{CC}$ or GND				±10	μΑ
laa	V _{CC} = 3.6 V,	I _O = 0,	Outputs enabled§			50	mA
lcc	$V_I = V_{CC}$ or GND		Outputs disabled			1	mA
C _i	$V_I = V_{CC}$ or GND		·		6		pF
Co	$V_I = V_{CC}$ or GND				6		pF

[‡] All typical values are at V_{CC} = 3.3 V.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book, literature number SCBD002.

[§] Device in normal operating mode with no load on outputs

SCAS559C - DECEMBER 1995 - REVISED OCTOBER 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN MAX	UNIT
	After SEL1, SEL0	5	
Stabilization time†	After OE↑	5	ms
	After power up	5	1

Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. In order for phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at X1. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.


switching characteristics (see Figures 1 and 2)

PARAMETER	FROM (INPUT)		TO (OUTPUT)	V _{CC} = 3. to 3.6 T _A = 0°C	UNIT	
				MIN	MAX	
. +				200	ps	
t _{Skew} ‡			PCLKn		400	ps
Offset [‡]	HCLKn		PCLKn	1	4	ns
Jitter‡				±250	ps	
Jitter+			PCKLn		±350	ps
Duty cycle‡			45%	55%		
			SEL0 = L, SEL1 = L	20		ns
		HCKLn	SEL0 = L, SEL1 = H	16.7		ns
. +			SEL0 = H, SEL1 = L	15		ns
t _C ‡			SEL0 = L, SEL1 = L	40		ns
		PCLKn	SEL0 = L, SEL1 = H	33.3		ns
			SEL0 = H, SEL1 = L	30		ns
t _r ‡§		HCLKn PCKLn			2	ne
ι _{l+3}						ns
t _f ‡§		HCKLn			2	
t _{f+2}			PCLKn	2		ns

[‡] Specifications are applicable only after the PLL stabilization time has elapsed.

 $[\]S$ Rise and fall times are characterized using the load circuits shown in Figure 1.

PARAMETER MEASUREMENT INFORMATION CLOCK DRIVER CIRCUITS



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




Figure 2. Waveforms for Calculation of t_{Skew} and t_{offset}





PACKAGE OPTION ADDENDUM

30-Mar-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)
CDC9843DW	OBSOLETE	SOIC	DW	28	TBD	Call TI	Call TI
CDC9843DWR	OBSOLETE	SOIC	DW	28	TBD	Call TI	Call TI

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated