



ML4863

High Efficiency Flyback Controller

GENERAL DESCRIPTION

The ML4863 is a flyback controller designed for use in multi-cell battery powered systems such as PDAs and notebook computers. The flyback topology is ideal for systems where the battery voltage can be either above or below the output voltage, and where multiple output voltages are required.


The ML4863 uses the output voltage as the feedback control signal to the current mode variable frequency flyback controller. In addition, a synchronous rectifier control output is supplied to provide the highest possible conversion efficiency (greater than 85% efficiency over a 1mA to 1A load range).

The ML4863 has been designed to operate with a minimum number of external components to optimize space and cost.


FEATURES

- Variable frequency current mode control and synchronous rectification for high efficiency
- Minimum external components
- Guaranteed start-up and operation over a wide input voltage range (3.15V to 15V)
- High frequency operation (>200kHz) minimizes the size of the magnetics
- Flyback topology allows multiple outputs in addition to the regulated 5V
- Built-in overvoltage and current limit protection

BLOCK DIAGRAM



PIN CONFIGURATION



PIN DESCRIPTION

PIN	NAME	FUNCTION	PIN	NAME	FUNCTION
1	V _{IN}	Battery input voltage	5	V_{CC}	Internal power supply node for connection of a bypass capacitor
2	SENSE	Secondary side current sense			
3	SHDN	Pulling this pin high initiates a shutdown mode to minimize battery	6	OUT 1	Flyback primary switch MOSFET driver output
		drain	7	OUT 2	Flyback synchronous rectifier MOSFET driver output
4	V _{FB}	Feedback input from transformer secondary, and supply voltage when V _{OUT} > 4.5V	8	GND	Analog signal ground

ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

V _{IN}	GND – 0.3V to 18V
Voltage on any other pin	
Source or Sink Current (OUT1 &	OUT2)1A
Junction Temperature	150°C
Storage Temperature Range	

Lead Temperature (Soldering 10 Sec.)	260°C
Thermal Resistance (θ_{IA})	

OPERATING CONDITIONS

Temperature Range

ML4863CS	0°C to 70°C
ML4863ES	
ML4863IS	40°C to 85°C
V _{IN} Operating Range	

ELECTRICAL CHARACTERISTICS

Unless otherwise specified, $V_{IN} = 12V$, $T_A = Operating Temperature Range (Note 1)$

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
OSCILLAT	OR	I				1	1
t _{ON}	ON Time	C	C Suffix	2.1	2.5	2.8	μs
		E/I	I Suffix	2.1	2.5	2.95	μs
	Minimum Off Time	$V_{FB} = 0V$		450	650	850	ns
V _{FB} REGU	LATION	•	1		•	•	1
	Total Variation	Line, Load, & Temp		4.85	5	5.15	V
OUTPUT	DRIVERS		l				
	OUT1 Rise Time	$C_{LOAD} = 3nF$, 20% to 90% o	of V _{CC}		60	70	ns
	OUT1 Fall Time	$C_{LOAD} = 3nF$, 90% to 20% o	of V _{CC}		60	70	ns
	OUT2 Rise Time	$C_{LOAD} = 3$ nF, 20% to 90% of V _{CC}			60	70	ns
	OUT2 Fall Time	Continuous Mode, $C_{LOAD} = 3$ 90% to 20% of V_{CC}	3nF,		60	70	ns
		Discontinuous Mode, C _{LOAD} 90% to 20% of V _{CC}	= 3nF,		125	150	ns
SHDN							
	Input High Voltage			2.0			V
	Input Low Voltage					0.8	V
	Input Bias Current	SHDN = 5V			5	10	μΑ
SENSE	•						
	SENSE Threshold – Full Load	$V_{IN} = 5V$, $V_{FB} = V_{FB (No Load)} -$	100mV	130	150	160	mV
	SENSE Threshold – Short Circuit	$V_{FB} = 0V$				235	mV
CIRCUIT F	PROTECTION						
	Undervoltage Lockout Start-up Threshold				3.0	3.15	V
	Undervoltage Lockout Hysteresis				0.5	0.6	V

ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
SUPPLY						
I _{FB}	V _{FB} Quiescent Current			100	150	μΑ
I _{IN}	V _{IN} Shutdown Current	SHDN = 5V		20	25	μΑ
		SHDN = 5V, V _{IN} < 6V		5	10	μΑ
V _{CC}	V _{CC} Output Voltage	$V_{FB} = 0V, V_{IN} = 15V, C_{VCC} = 0.1 \mu F$	4.5		5.5	V
		$V_{FB} = 0V, V_{IN} = 6V, C_{VCC} = 0.1 \mu F$	4.0		5.0	V
		$V_{FB} = 0V, V_{IN} = 3.15V, C_{VCC} = 0.1 \mu F$	2.8			V
		$V_{FB} = 5V$	4.5	5	5.15	V

Note 1: Limits are guaranteed by 100% testing, sampling, or correlation with worst case test conditions.

FUNCTIONAL DESCRIPTION

The ML4863 utilizes a flyback topology with constant ontime control. The circuit determines the length of the offtime by waiting for the inductor current to drop to a level determined by the feedback voltage (V_{FB}). Consequently, the current programming is somewhat unconventional because the valley of the current ripple is programmed instead of the peak. The controller automatically enters burst mode when the programmed current falls below zero. Constant on-time control therefore features a transition into and out of burst mode which does not require additional control circuitry.

The control circuit is made up of four distinctive blocks; the constant on-time oscillator, the current programming comparator, the feedback transconductance amplifier, and the synchronous rectifier controller. A simplified circuit diagram is shown in Figure 1.

OSCILLATOR & COMPARATOR

The oscillator has a constant on-time and a minimum offtime. The off-time is extended as long as the output of the current programming comparator is low. Note that in constant on-time control, a discharge (off-time) cycle is needed for the inductor current to be sensed. The minimum off-time is required to account for the finite circuit delays in sensing the inductor output current.

TRANSCONDUCTANCE AMPLIFIER

The feedback transconductance amplifier generates a current from the voltage difference between the output and the reference. This current produces a voltage across R_{gm} that adds to the negative voltage on the current sense resistor, R_{SENSE} . When the current level in the inductor drops low enough to cause the voltage at the non-inverting input of the current programming comparator to go positive, the comparator trips and the converter starts a new on-cycle. The current programming comparator controls the length of the off-time by waiting until the current in the secondary decreases to the value specified by the feedback transconductance amplifier.

In this way, the feedback transconductance amplifier's output current steers the current level in the inductor. When the output voltage drops due to a load increase, it will increase the output current of the feedback amplifier and generate a larger voltage across R_{gm} which in turn raises the secondary current trip level. However, when the output voltage is too high, the feedback amplifier's output current will eventually become negative. Because the output current of the diode, the non-inverting input of the comparator will also stay negative. This causes the converter to stop operation until the output voltage drops enough to increase the output current of the feedback transconductance amplifier above zero.




Figure 1. Schematic of the ML4863 Controller and Power Stage

FUNCTIONAL DESCRIPTION (Continued)

SYNCHRONOUS RECTIFIER CONTROL

The control circuitry for the synchronous rectifier does not influence the operation of the main controller. The synchronous rectifier is turned on during the minimum off time, or whenever the SENSE pin is less than –18mV. During transitions where the primary switch is turned on before the voltage on the SENSE pin goes above –18mV, the gate of the synchronous rectifier is discharged softly to avoid accidently triggering the current-mode comparator with the gate discharge spike on the sense resistor.

The part will also operate with a Schottky diode in place of the synchronous rectifier, but the conversion efficiency will suffer.

CURRENT LIMIT AND MODES OF OPERATION

The normal operating range and current limit point are determined by the current programming comparator. They are dependent on the value of the synchronous rectifier current sense resistor (R_{SENSE}), the nominal transformer primary inductance (L_P), and the input voltage.

R_{SENSE} can be calculated by:

$$R_{\text{SENSE}} = \frac{V_{\text{IN(MIN)}}}{V_{\text{OUT}} + V_{\text{IN}}} \times \left(\frac{150 \text{mV}}{l_{\text{OUT(MAX)}}} + \frac{V_{\text{IN(MIN)}}}{20 \times V_{\text{IN(MAX)}} \times l_{\text{OUT(MAX)}}}\right) \times \eta \quad (1)$$

where η = converter efficiency.

Once R_{SENSE} has been determined, L_P can be found:

$$L_{\rm P} = (25 \times 10^{-6}) \times V_{\rm IN(MAX)} \times R_{\rm SENSE}$$
(2)

Three operational modes are defined by the voltage at the SENSE pin at the end of the off-time: discontinuous mode, continuous mode, and current limit. The following values can be used to determine the current levels of each mode:

V_{SENSE} < 0V: discontinuous mode

 $0V < V_{SENSE} < 160mV$: continuous mode

160mV < V_{SENSE} < 235mV: current limit

Inserting the maximum value of V_{SENSE} for each operational mode into the following equation will determine the maximum current levels for each operational mode:

$$I_{OUT} = \frac{V_{IN}}{V_{OUT} + V_{IN}} \times \left(\frac{V_{SENSE}}{R_{SENSE}} + \frac{t_{ON} \times V_{IN}}{2 \times L_P}\right) \times \eta$$
(3)

DESIGN CONSIDERATIONS

DESIGN PROCEDURE

A typical design can be implemented by using the following procedure.

1. Specify the application by defining:

The maximum input voltage (V_{IN(MAX)}) The mainimum input voltage (V_{IN(MIN)}) The maximum output current (I_{OUT(MAX)}) The maximum output ripple (ΔV_{OUT})

As a general design rule, the output ripple should be kept below 100mV to ensure stability.

- 2. Select a sense resistor, R_{SENSE}, using equation 1.
- 3a. Determine the inductance required for the optimum output ripple using equation 2.
- 3b. Determine the minimum inductor current rating required. The peak inductor current is calculated using the following formula:

$$I_{L PEAK} = \frac{235mV}{R_{SENSE}} + \frac{V_{IN(MAX)} \times (2.5 \times 10^{-6})}{L_{P}}$$
(4)

- 3c. Specify the inductor's DC winding resistance. A good rule of thumb is to allow $5m\Omega$, or less, of resistance per μ H of inductance. For minimum core loss, choose a high frequency core material such as Kool-Mu, ferrite, or MPP.
- 3d. Specify the coupled inductor's turns ratio:

$$Np : Ns = 1:1$$

4a. Calculate the minimum output capacitance required using:

$$C = I_{OUT (MAX)} \times \left(\frac{V_{OUT} + V_{IN (MAX)}}{V_{OUT}}\right) \times \frac{2.5 \times 10^{-6}}{\Delta V_{OUT}}$$
(5)

4b. Establish the maximum allowable ESR for the ouput capacitor:

$$R_{ESR} < \frac{\Delta V_{OUT} \times R_{SENSE}}{150 \text{mV}}$$
(6)

5. As a final design check, evaluate the system stability (no compensation, single pole response) by using the following equation:

$$\Delta V_{OUT} \le (6 \times 10^{-6}) \times \left[\frac{R_{SENSE} \times (V_{OUT} + V_{IN (MIN)})}{L_P} \right] (7)$$

where $R_{\mbox{\scriptsize SENSE}}$ and L_P are the actual values to be used.

See Table 1 for suggested component manufacturers.

		Part	
Component	Manufacturer	Number	Phone
Sense Resistors	Dale IRC	LRC Series WSL Series	(402) 563-6506 (512) 992-7900
Inductors	Coilcraft	R4999	(847) 639-6400
	Coiltronics	OCTA-PAC Series	(561)241-7876
_	Dale	LPE-6562 Series LPT-4545 series	(605) 665-9301
Capacitors	AVX	TPS series	(207) 282-5111
	Sprague	593D Series	(207) 324-4140
MOSFETs	National	NDS94XX NDS99XX	(800) 272-9954
	Motorola	MMDF Series MMSF Series	(602) 897-5056
	Siliconix	Littlefoot Series	(408) 988-8000

Table 1. Component Suppliers

DESIGN EXAMPLE

- 1. Specify the application by defining: $V_{IN(MAX)} = 6V$ $V_{IN(MIN)} = 4V$ $I_{OUT(MAX)} = 500mA$ $\Delta V_{OUT} = 100mV$
- 2. Select the sense resistor, R_{SENSE}, using Equation 1:

$$R_{SENSE} = \frac{4}{5+4} \times \left(\frac{150 \text{mV}}{500 \text{mA}} + \frac{4\text{V}}{20 \times 6 \times 0.5}\right) \times 0.85 \quad (1a)$$

 $R_{SENSE}=138m\Omega\cong 120m\Omega$

3a. Determine the inductance required using equation 2.

$$L_{\rm P} = (25 \times 10^{-6}) \times 6 \times 0.12 = 18 \mu {\rm H}$$
(2a)

3b. Determine the minimum inductor current rating required.

$$I_{L PEAK} = \frac{235mV}{120m\Omega} + \frac{6 \times (2.5 \times 10^{-6})}{18 \times 10^{-6}} = 2.79A$$
(4a)

DESIGN CONSIDERATIONS (Continued)

3c. Specify the inductor's DC winding resistance:

 $L_{DCR} = 90 m \Omega$

3d. Specify the coupled inductor's turn ratio:

Np : Ns = 1:1

4a. Calculate the minimum output capacitance required using equation 5.

$$C = 0.50 \times \left(\frac{5+6}{5}\right) \times \frac{2.5 \times 10^{-6}}{0.1} = 55 \mu F$$
 (5a)

4b. Establish the maximum ESR for the output capacitor using equation 6.

$$R_{ESR} < \frac{0.1 \times 0.12}{150 \text{mV}} = 80 \text{m}\Omega \tag{6a}$$

Based on these calculations, the design should use two 100μ F capacitors, with an ESR of $100m\Omega$ each, in parallel to meet the capacitance and ESR requirements.

5. As a final design check, evaluate the system stability using equation 7.

$$100 \text{mV} \le (6 \times 10^{-6}) \times \left[\frac{0.12 \times (5+4)}{18 \times 10^{-6}}\right] = 360 \text{mV} \ (7a)$$

Since the inequality is met, the circuit should be stable.


Some typical application circuits are shown in Figures 2, 3, and 4.

LAYOUT

Good PC board layout practices will ensure the proper operation of the ML4863. Important layout considerations follow:

- The connection from the current sense resistor to the SENSE pin of the ML4863 should be made by a separate trace and connected right at the sense resistor lead.
- The V_{CC} bypass capacitor needs to be located close to the ML4863 for adequate filtering of the IC's internal bias voltage.
- Trace lengths from the capacitors to the inductor, and from the inductor to the FET should be as short as possible to minimize noise and ground bounce.
- Power and ground planes must be large enough to handle the current the converter has been designed for.

See Figure 5 for a sample PC board layout.






Figure 4. 5W Multiple Output DC-DC Converter





Figure 5. Typical PC Board Layout

PHYSICAL DIMENSIONS inches (millimeters)



ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ML4863CS	0°C to 70°C	8-Pin SOIC (S08)
ML4863ES	-20°C to 70°C	8-Pin SOIC (S08)
ML4863IS (Obsolete)	-40°C to 85°C	8-Pin SOIC (S08)

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

© 2000 Fairchild Semiconductor Corporation