SLLS041G - OCTOBER 1988 - REVISED JANUARY 2000

- Meet or Exceed the Requirements of TIA/EIA-232-F and ITU Recommendation V.28
- Low Supply Current . . . 420 μA Typ
- Preset On-Chip Input Noise Filter
- Built-in Input Hysteresis
- Response and Threshold Control Inputs
- Push-Pull Outputs
- Functionally Interchangeable and Pin-to-Pin Compatible With Texas Instruments SN75189/SN75189A and Motorola MC1489/MC1489A
- Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages, and Standard Plastic (N) DIP

The SN75C189 and SN75C189A are low-power, bipolar, quadruple line receivers that are used to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE). These devices have been designed to conform to TIA/EIA-232-F.

The SN75C189 has a 0.33-V typical hysteresis, compared with 0.97 V for the SN75C189A. Each receiver has provision for adjustment of the overall input threshold levels. This is achieved by choosing external series resistors and voltages to provide bias levels for the response-control pins. The output is in the high logic state if the input is open circuit or shorted to ground.

These devices have an on-chip filter that rejects input pulses of less than 1-µs duration. An external capacitor can be connected from the control pins to ground to provide further input noise filtering for each receiver.

The SN75C189 and SN75C189A have been designed using low-power techniques in a bipolar technology. In most applications, these receivers interface to single inputs of peripheral devices such as UARTs, ACEs, or microprocessors. By using sampling, such peripheral devices usually are insensitive to the transition times of the input signals. If this is not the case, or for other uses, it is recommended that the SN75C189 and SN75C189A outputs be buffered by single Schmitt input gates or single gates of the HCMOS, ALS, or 74F logic families.

The SN75C189 and SN75C189A are characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2000, Texas Instruments Incorporated

D, DB, OR N PACKAGE (TOP VIEW)							
2 CONT	2 3 4 5	14 13 12 11 10 9 8	] V <sub>CC</sub> ] 4A ] 4 CONT ] 4Y ] 3A ] 3 CONT ] 3Y				


SLLS041G - OCTOBER 1988 - REVISED JANUARY 2000

### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### schematic of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage, V <sub>CC</sub> (see Note 1)		
Input voltage range, V <sub>I</sub>		
Output voltage range, VO		-0.3 V to V <sub>CC</sub> + 0.3 V
Package thermal impedance, $\theta_{JA}$ (see Note	2): D package	
	DB package .	
Lead temperature 1,6 mm (1/16 inch) from ca	ase for 10 seconds	
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C


Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to network GND.

2. The package thermal impedance is calculated in accordance with JESD 51.



# logic diagram (each receiver)



#### SLLS041G - OCTOBER 1988 - REVISED JANUARY 2000

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage	4.5	5	6	V
Input voltage (see Note 3)	-25		25	V
High-level output current			-3.2	mA
Low-level output current			3.2	mA
Response-control current			±1	mA
Operating free-air temperature	0		70	°C
	Input voltage (see Note 3) High-level output current Low-level output current Response-control current	Supply voltage     4.5       Input voltage (see Note 3)     -25       High-level output current     -25       Low-level output current     -25       Response-control current     -25	Supply voltage4.55Input voltage (see Note 3)-25High-level output current-25Low-level output current-25Response-control current-25	Supply voltage4.556Input voltage (see Note 3)-2525High-level output current25-3.2Low-level output current3.2Response-control current±1

NOTE 3: The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only, e.g., if -10 V is a maximum, the typical value is a more negative voltage.

# electrical characteristics over recommended free-air temperature range, V<sub>CC</sub> = 5 V $\pm$ 10% (unless otherwise noted) (see Note 4)

	PARAMETER		TEST COND	TEST CONDITIONS			MAX	UNIT
\/		'C189	Sao Figuro 1		1		1.5	V
VIT+	Positive-going input threshold voltage	'C189A	See Figure 1		1.6		2.25	V
\/. <del></del>	V <sub>IT</sub> – Negative-going input threshold voltage <sup>'C189</sup> 'C189A		Soo Figuro 1		0.75		1.25	V
VIT–			See Figure 1		0.75	1	1.25	V
<u>۱</u>	Input hysteresis voltage (V <sub>IT+</sub> – V <sub>IT</sub> _)	'C189	Soo Figuro 1		0.15	0.33		V
V <sub>hys</sub>	input hysteresis voltage ( $v T_+ - v T$ )	'C189A	See Figure 1		0.65	0.97		v
VOH High-level output voltage		$V_{CC} = 4.5 V \text{ to } 6 V,$ $I_{OH} = -20 \mu A$	V <sub>I</sub> = 0.75 V,	3.5				
		Jiage	$V_{CC} = 4.5 V \text{ to } 6 V,$ $I_{OH} = -3.2 \text{ mA}$	V <sub>I</sub> = 0.75 V,	2.5			V
VOL	Low-level output voltage		$V_{CC} = 4.5 V \text{ to } 6 V,$ $I_{OL} = 3.2 \text{ mA}$	V <sub>I</sub> = 3 V,			0.4	V
I			See Figure 2 $V_{I} = 25 V$ $V_{I} = 3 V$		3.6		8.3	
ŀΗ	High-level input current				0.43		1	mA
1				V <sub>I</sub> = -25 V	-3.6		-8.3	
IL Low-level input current			See Figure 2	$V_I = -3 V$	-0.43		-1	mA
IOS Short-circuit output current		See Figure 3				-35	mA	
		V <sub>I</sub> = 5 V, See Figure 2	No load,		420	700	μΑ	

<sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$ .

NOTE 4: All characteristics are measured with response-control terminal open.

# switching characteristics, V\_{CC} = 5 V $\pm 10\%,$ T\_A = 25°C

	PARAMETER	Т	MIN	TYP	MAX	UNIT		
<sup>t</sup> PLH	Propagation delay time, low- to high-level output						6	μs
<sup>t</sup> PHL	Propagation delay time, high- to low-level output						6	μs
<sup>t</sup> TLH	Transition time, low- to high-level output <sup>‡</sup>	$R_L = 5 k\Omega$ ,	C <sub>L</sub> = 50 pF,	See Figure 4			500	ns
<sup>t</sup> THL	Transition time, high- to low-level output <sup>‡</sup>						300	ns
<sup>t</sup> w(N)	Duration of longest pulse rejected as noise $\S$				1		6	μs


<sup>‡</sup> Measured between 10% and 90% points of output waveform

\$ The receiver ignores any positive- or negative-going pulse that is less than the minimum value of  $t_{W(N)}$  and accepts any postive- or negative-going pulse greater than the maximum of  $t_{W(N)}$ .




SLLS041G - OCTOBER 1988 - REVISED JANUARY 2000

### PARAMETER MEASUREMENT INFORMATION



NOTE A: Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

### Figure 1. $V_{T+}$ , $V_{IT-}$ , $V_{OH}$ , $V_{OL}$









Figure 2. IIH, IIL, ICC




NOTE A: Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

Figure 3. I<sub>OS</sub>



SLLS041G - OCTOBER 1988 - REVISED JANUARY 2000



### PARAMETER MEASUREMENT INFORMATION


NOTES: A. CL includes probe and jig capacitances.

B. The pulse generator has the following characteristics:  $Z_{O}$  = 50  $\Omega$ ,  $t_{W}$  = 25  $\mu$ s.


Figure 4. Test Circuit and Voltage Waveforms



SLLS041G - OCTOBER 1988 - REVISED JANUARY 2000











SLLS041G - OCTOBER 1988 - REVISED JANUARY 2000






SLLS041G - OCTOBER 1988 - REVISED JANUARY 2000






SLLS041G - OCTOBER 1988 - REVISED JANUARY 2000





SLLS041G - OCTOBER 1988 - REVISED JANUARY 2000





#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated

	Home   Company Info   Emp	loyment   <u>TI Global</u>   <u>Contact Us</u>   <u>Site Map</u>	
	REAL WORLD SIGNAL PROCESSING <sup>™</sup>	Search TI	
Texas Instruments	PRODUCTS > APPLICATIONS > SUPPORT > TI&ME >	• Advanced Search	

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG | SAMPLES APPLICATION NOTES | RELATED DOCUMENTS

## SN75C189A. Quadruple Low-Power Line Receiver

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN75C189A
Receivers Per Package	4
Supply Voltage(s) (V)	5
Receiver tpd (ns)	6000
ICC (max) (mA)	0.7
Footprint	MC1489

FEATURES

Back to Top

- Meet or Exceed the Requirements of TIA/EIA-232-F and ITU Recommendation V.28
- Low Supply Current...420 uA Typ
- Preset On-Chip Input Noise Filter
- Built-in Input Hysteresis
- Response and Threshold Control Inputs
- Push-Pull Outputs
- Functionally Interchangeable and Pin-to-Pin Compatible With Texas Instruments SN75189/SN75189A and Motorola MC1489/MC1489A
- Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages, and Standard Plastic (N) DIP

Back to Top

The SN75C189 and SN75C189A are low-power, bipolar, quadruple line receivers that are used to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE). These devices have been designed to conform to TIA/EIA-232-F.

The SN75C189 has a 0.33-V typical hysteresis, compared with 0.97 V for the SN75C189A. Each receiver has provision for adjustment of the overall input threshold levels. This is achieved by choosing external series resistors and voltages to provide bias levels for the response-control pins. The output is in the high logic state if the input is open circuit or shorted to ground.

These devices have an on-chip filter that rejects input pulses of less than 1-us duration. An external capacitor can be connected from the control pins to ground to provide further input noise filtering for each receiver.

The SN75C189 and SN75C189A have been designed using low-power techniques in a bipolar technology. In most applications, these receivers interface to single inputs of peripheral devices such as UARTs, ACEs, or microprocessors. By using sampling, such peripheral devices usually are insensitive to the transition times of the input signals. If this is not the case, or for other uses, it is recommended that the SN75C189 and SN75C189A outputs be buffered by single Schmitt input gates or single gates of the HCMOS, ALS, or 74F logic families.

The SN75C189 and SN75C189A are characterized for operation from 0°C to 70°C.

#### **TECHNICAL DOCUMENTS**

Back to Top

To view the following documents, Acrobat Reader 4.0 is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

Back to Top

Full datasheet in Acrobat PDF: <u>sn75c189a.pdf</u> (150 KB,Rev.G) (Updated: 01/20/2000)

#### APPLICATION NOTES

Back to Top

- Interface Circuits for TIA/EIA-232-F (Rev. A) (SLLA037A Updated: 09/19/2002)
- Live Insertion with Differential Interface Products (SLLA107 Updated: 01/28/2002)
- Low-Voltage, Single-Supply 232-Standard Interface Solutions (Rev. A) (SLLA083A Updated: 09/19/2000)
- Signaling Rate versus Transfer Rate (SLLA098 Updated: 03/01/2001)

#### RELATED DOCUMENTS

Back to Top

- Enhanced Plastic Portfolio Brochure (SGZB004, 385 KB Updated: 08/19/2002)
- Military Analog Selection Guide (SGLB002, 318 KB Updated: 11/09/2000)
- Military Semiconductors Selection Guide 2002 (Rev. B) (SGYC003B, 1648 KB Updated: 04/22/2002)
- Standard Linear Products Cross Reference (SLYT017, 586 KB Updated: 05/03/2000)

SAMPLES			▲ <u>Back</u>	<u>to Top</u>		
ORDERABLE DEVICE	<u>PACKAGE</u> <u>INDUSTRY (TI)</u>	<u>PINS</u>	<u>TEMP (°C)</u>	<u>STATUS</u>	PRODUCT CONTENT	<u>SAMPLES</u>
SN75C189AD	<u>SOP</u> (D)	14	0 TO 70	ACTIVE	View Product Content	<u>Request Samples</u>
SN75C189ADBR	<u>SSOP</u> (DB)	14	0 TO 70	ACTIVE	View Product Content	<u>Request Samples</u>
SN75C189AN	PDIP (N)	14	0 TO 70	ACTIVE	View Product Content	Request Samples

PRICING/AVAILABILITY/PKG     Back to Top       TI INVENTORY STATUS									rus	REPORT	ED DISTRIBUTOR INV	/ENTORY
DEVICE INFORM	IATION						AS OF 3:00 PM GMT, 26 Sep 2002			AS OF 3:00 PM GMT, 26 Sep 2002		
ORDERABLE DEVICE	<u>STATUS</u>	<u>PACKAGE</u> <u>TYPE PINS</u>	<u>TEMP (°C)</u>	PRODUCT CONTENT	<u>BUDGETARY</u> <u>PRICING</u> QTY   \$US	<u>STD</u> <u>PACK</u> <u>QTY</u>	<u>IN STOCK</u>	<u>IN PROGRESS</u> QTY DATE	<u>LEAD TIME</u>	DISTRIBUTOR COMPANY REGION	<u>IN STOCK</u>	PURCHASE
SN75C189AD	ACTIVE	<u>SOP</u>   14	0 TO 70	View Contents	1KU   0.56	50	<u>N/A*</u>	4950   03 Oct	8 WKS	DigiKey   AMERICA	639	BUY NOW
SN75C189ADBLE	OBSOLETE	$\frac{\text{SSOP}}{(\text{DB})} \mid 14$	0 TO 70	View Contents	1KU		<u>N/A*</u>		Not Available			
SN75C189ADBR	ACTIVE	$\frac{\text{SSOP}}{(\text{DB})} \mid 14$	0 TO 70	View Contents	1KU   0.56	2000	<u>N/A*</u>		8 WKS			
SN75C189ADR	ACTIVE	<u>SOP</u>   14	0 TO 70	<u>View Contents</u>	1KU   0.56	2500	<u>N/A*</u>	2153   24 Sep	8 WKS	<u>Avnet</u>   AMERICA	>1k	BUY NOW
								2500   03 Oct				
								>10k   14 Nov				
SN75C189AN	ACTIVE	$\frac{\text{PDIP}}{(N)} \mid 14$	0 TO 70	<u>View Contents</u>	1KU   0.56	25	<u>N/A*</u>	3500   03 Oct	5 WKS	DigiKey   AMERICA	578	BUY NOW
										Avnet   AMERICA	128	BUY NOW
SN75C189ANSR	ACTIVE	$\frac{\text{SOP}}{(\text{NS})} \mid 14$		<u>View Contents</u>	1KU   0.70	2000	<u>N/A*</u>		8 WKS			

 Products
 Applications
 Support
 TI&ME

 Texas Instruments
 © Copyright 1995-2002
 Texas Instruments Incorporated. All rights reserved.

 Trademarks
 Privacy Policy
 Terms of Use

	<u>Home   Company Info   Empl</u>	<u>oyment   TI Global   Contact Us   Site Map</u>	
	REAL WORLD SIGNAL PROCESSING <sup>TM</sup>	Search TI	
Texas Instruments	PRODUCTS > APPLICATIONS > SUPPORT > TI&ME >	• Advanced Search	

 PRODUCT FOLDER | PRODUCT INFO:
 FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG | SAMPLES

 | APPLICATION NOTES | RELATED DOCUMENTS

#### SN75C189, Quadruple Low-Power Line Receiver

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN75C189
Receivers Per Package	4
Supply Voltage(s) (V)	5
Receiver tpd (ns)	6000
ICC (max) (mA)	0.7
Footprint	MC1489

FEATURES

Back to Top

- Meet or Exceed the Requirements of TIA/EIA-232-F and ITU Recommendation V.28
- Low Supply Current...420 uA Typ
- Preset On-Chip Input Noise Filter
- Built-in Input Hysteresis
- Response and Threshold Control Inputs
- Push-Pull Outputs
- Functionally Interchangeable and Pin-to-Pin Compatible With Texas Instruments SN75189/SN75189A and Motorola MC1489/MC1489A
- Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages, and Standard Plastic (N) DIP

DESCRIPTION

Back to Top

The SN75C189 and SN75C189A are low-power, bipolar, quadruple line receivers that are used to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE). These devices have been designed to conform to TIA/EIA-232-F.

The SN75C189 has a 0.33-V typical hysteresis, compared with 0.97 V for the SN75C189A. Each receiver has provision for adjustment of the overall input threshold levels. This is achieved by choosing external series resistors and voltages to provide bias levels for the response-control pins. The output is in the high logic state if the input is open circuit or shorted to ground.

These devices have an on-chip filter that rejects input pulses of less than 1-us duration. An external capacitor can be connected from the control pins to ground to provide further input noise filtering for each receiver.

The SN75C189 and SN75C189A have been designed using low-power techniques in a bipolar technology. In most applications, these receivers interface to single inputs of peripheral devices such as UARTs, ACEs, or microprocessors. By using sampling, such peripheral devices usually are insensitive to the transition times of the input signals. If this is not the case, or for other uses, it is recommended that the SN75C189A outputs be buffered by single Schmitt input gates or single gates of the HCMOS, ALS, or 74F logic families.

The SN75C189 and SN75C189A are characterized for operation from 0°C to 70°C.

#### TECHNICAL DOCUMENTS

Back to Top

To view the following documents, <u>Acrobat Reader 4.0</u> is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

Full datasheet in Acrobat PDF: sn75c189.pdf (150 KB,Rev.G) (Updated: 01/20/2000)

#### APPLICATION NOTES

#### Back to Top

- Interface Circuits for TIA/EIA-232-F (Rev. A) (SLLA037A Updated: 09/19/2002)
- Live Insertion with Differential Interface Products (SLLA107 Updated: 01/28/2002)
- Low-Voltage, Single-Supply 232-Standard Interface Solutions (Rev. A) (SLLA083A Updated: 09/19/2000)
- Signaling Rate versus Transfer Rate (SLLA098 Updated: 03/01/2001)

#### RELATED DOCUMENTS

Back to Top

- Enhanced Plastic Portfolio Brochure (SGZB004, 385 KB Updated: 08/19/2002)
- Military Analog Selection Guide (SGLB002, 318 KB Updated: 11/09/2000)
- Military Semiconductors Selection Guide 2002 (Rev. B) (SGYC003B, 1648 KB Updated: 04/22/2002)
- Standard Linear Products Cross Reference (SLYT017, 586 KB Updated: 05/03/2000)

SAMPLES	▲Back to Top									
ORDERABLE DEVICE	<u>PACKAGE</u> <u>INDUSTRY (TI)</u>		<u>TEMP (°C)</u>	<u>STATUS</u>	PRODUCT CONTENT	<u>SAMPLES</u>				
SN75C189D	<u>SOP</u> (D)	14	0 TO 70	ACTIVE	View Product Content	<u>Request Samples</u>				
SN75C189N	PDIP (N)	14	0 TO 70	ACTIVE	View Product Content	<u>Request Samples</u>				

PRICING/AVAILABILITY/PKG DEVICE INFORMATION						▲ <u>Back to Top</u> TI INVENTORY STATUS AS OF 3:00 PM GMT, 26 Sep 2002			REPORTED DISTRIBUTOR INVENTORY AS OF 3:00 PM GMT, 26 Sep 2002			
ORDERABLE DEVICE	<u>STATUS</u>	<u>PACKAGE</u> <u>TYPE PINS</u>	<u>TEMP (°C)</u>	PRODUCT CONTENT	<u>BUDGETARY</u> <u>PRICING</u> QTY   \$US	<u>STD</u> <u>PACK</u> <u>QTY</u>	IN STOCK	IN PROGRESS QTY DATE	LEAD TIME	DISTRIBUTOR COMPANY REGION	IN STOCK	PURCHASE
SN75C189D	ACTIVE	<u>SOP</u>   14	0 TO 70	<u>View Contents</u>	1KU   0.56	50	<u>N/A*</u>	5265   03 Oct	8 WKS	Avnet   AMERICA	894	BUY NOW
								3215   07 Oct				
SN75C189DR	ACTIVE	<u>SOP</u>   14	0 TO 70	<u>View Contents</u>	1KU   0.56	2500	<u>N/A*</u>	6637   03 Oct	8 WKS			
								3215   04 Oct				
SN75C189N	ACTIVE	$\frac{\text{PDIP}}{(\text{N})} \mid 14$	0 TO 70	<u>View Contents</u>	1KU   0.56	25	<u>N/A*</u>	1075   19 Sep	5 WKS	Avnet   AMERICA	>1k	BUY NOW
								5218   03 Oct				
SN75C189NSR	ACTIVE	$\frac{\text{SOP}}{(\text{NS})}$   14		<u>View Contents</u>	1KU   0.70	2000	<u>N/A*</u>	3216   04 Oct	8 WKS			

Table Data Updated on: 9/26/2002

Trademarks | Privacy Policy | Terms of Use