
- Meets EIA Standards RS-422-A, RS-423-A, RS-485, and CCITT V.11
- Designed to Operate With Pulse Durations as Short as 20 ns
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- Input Sensitivity . . . ±200 mV
- Low-Power Consumption . . . 20 mA Max
- Open-Circuit Fail-Safe Design
- Pin Compatible With SN75173 and AM26LS32

#### description

The SN55LBC173 is a monolithic quadruple differential line receiver with 3-state outputs designed to meet the requirements of the EIA standards RS-422-A, RS-423-A, RS-485, and CCITT V.11. This device is optimized for balanced multipoint bus transmission at data rates up to and exceeding 10 million bits per second. The four receivers share two ORed enable inputs, one active when high, the other active when low. Each receiver features high input impedance, input hysteresis for increased noise immunity, and input sensitivity of ±200 mV over a common-mode input voltage range of 12 V to -7 V. Fail-safe design ensures that if the inputs are open circuited, the output is always high. The SN55LBC173 is designed using the Texas Instruments proprietary LinBiCMOS<sup>™</sup> technology that provides low power consumption, high switching speeds, and robustness.

J OR W PACKAGE (TOP VIEW)								
1B [ 1A [ 1Y [ 2Y [ 2A [ 2B [ GND [	1 2 3 4 5 6 7 8		16 15 14 13 12 11 10 9	] V( ] 4E ] 4/ ] 4) ] 3) ] 3/ ] 3E	A ( ( A			
		ACK P VII	(AGE EW)	E				
4 4 4	2 1B	NC 1	20 20	19	18 4	Ļ		

SGLS081A - MARCH 1995 - REVISED JUNE 2000



NC - No internal connection

This device offers optimum performance when used with the SN55LBC172M quadruple line driver. The SN55LBC173 is available in the 16-pin CDIP (J), the 16-pin CPAK (W), or the 20-pin LCCC (FK) packages.

The SN55LBC173 is characterized over the military temperature range of -55°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinBiCMOS is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated


SGLS081A - MARCH 1995 - REVISED JUNE 2000

FUNCTION TABLE (each receiver)									
DIFFERENTIAL INPUTS	ENA	BLES	OUTPUT						
A-B	G	G	Y						
$V_{ID} \ge 0.2 V$	H	X	H						
	X	L	H						
$-0.2 V < V_{ID} < 0.2 V$	H	X	?						
	X	L	?						
$V_{ID} \leq -0.2 V$	H	X	L						
	X	L	L						
Х	L	Н	Z						
Open circuit	H	X	H						
	X	L	H						

H = high level, L = low level, X = irrelevant,

Z = high impedance (off), ? = indeterminate


## logic symbol<sup>†</sup>



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the J or W package.


## logic diagram (positive logic)





SGLS081A - MARCH 1995 - REVISED JUNE 2000

#### schematics of inputs and outputs



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> (see Note 1)	
Input voltage, VI (A or B inputs)	±25 V
Differential input voltage, VID (see Note 2)	±25 V
Data and control voltage range	0.3 V to 7 V
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	–55°C to 125°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to GND.

2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.

DISSIPATION RATING TABLE										
PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 125°C POWER RATING							
FK	1375 mW	11.0 mW/°C	275 mW							
J	1375 mW	11.0 mW/°C	275 mW							
W	1000 mW	8.0 mW/°C	200 mW							

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V	
Common-mode input voltage, VIC		-7		12	V
Differential input voltage, VID				±6	V
High-level input voltage, VIH	C insulta	2			V
Low-level input voltage, VIL	G inputs			0.8	V
High-level output current, IOH				-8	mA
Low-level output current, IOL				16	mA
Operating free-air temperature, TA		-55		125	°C



SGLS081A – MARCH 1995 – REVISED JUNE 2000

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		т	EST CONDITIO	ONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{IT+}$	Positive-going input thre	shold voltage	$I_{O} = -8 \text{ mA}$	$I_{O} = -8 \text{ mA}$				0.2	V
$V_{IT-}$	Negative-going input thr	eshold voltage	I <sub>O</sub> = 8 mA			-0.2			V
V <sub>hys</sub>	Hysteresis voltage (VIT	$+ - V_{IT} -)$					45		mV
VIK	Enable input clamp volta	age	lı = – 18 mA				-0.9	-1.5	V
Vон	High-level output voltage	e	V <sub>ID</sub> = 200 mV,	I <sub>OH</sub> = -8 mA	Ą	3.5	4.5		V
Vai			$V_{ID} = -200 \text{ mV},$	IOL = 8 mA			0.3	0.5	V
VOL	OL Low-level output voltage		$V_{ID} = -200 \text{ mV},$	I <sub>OL</sub> = 8 mA,	T <sub>A</sub> = 125°C			0.7	V
IOZ	High-impedance-state o	utput current	$V_{O} = 0 V \text{ to } V_{CC}$					±20	μΑ
	Due insut summert	A or B inputs	V <sub>IH</sub> = 12 V,	V <sub>CC</sub> = 5 V,	Other inputs at 0 V		0.7	1	mA
ı.			V <sub>IH</sub> = 12 V,	$V_{CC} = 0 V,$	Other inputs at 0 V		0.8	1	
tι	Bus input current		$V_{IH} = -7 V,$	V <sub>CC</sub> = 5 V,	Other inputs at 0 V		-0.5	-0.8	ША
			$V_{IH} = -7 V,$	$V_{CC} = 0 V,$	Other inputs at 0 V		-0.4	-0.8	
IIН	High-level input current		V <sub>IH</sub> = 5 V					±20	μΑ
ЦĽ	IIL Low-level input current		V <sub>IL</sub> = 0 V					-20	μA
IOS	IOS Short-circuit output current		$V_{O} = 0$				-80	-120	mA
	Supply ourrent		Outputs enabled,	I <sub>O</sub> = 0,	$V_{ID} = 5 V$		11	20	mA
ICC	Supply current		Outputs disabled				0.9	1.4	шА

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V and  $T_A$  = 25°C.


## switching characteristics, $V_{CC}$ = 5 V, $C_L$ = 15 pF

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT	
touu	Propagation delay time, high-to-low-level output	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$	25°C	11	22	30		
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	See Figure 1	-55°C to 125°C	11		35	ns	
tour	Propagation delay time, low-to-high-level output	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$	25°C	11	22	35	ns	
<sup>t</sup> PLH	Propagation delay time, tow-to-high-level output	See Figure 1	-55°C to 125°C	11		35	115	
+	Output anable time to bigh lovel	See Figure 2	25°C		17	40	20	
<sup>t</sup> PZH	Output enable time to high level	See Figure 2	-55°C to 125°C			45	ns	
4		See Figure 2	25°C		18	30	ns	
<sup>t</sup> PZL	Output enable time to low level	See Figure 3	-55°C to 125°C			35		
4	Output disable time from high lovel		25°C		30	40		
<sup>t</sup> PHZ	Output disable time from high level	See Figure 2	-55°C to 125°C			55	ns	
4	Output dischle time from low level		25°C		25	40	~~	
<sup>t</sup> PLZ	Output disable time from low level	See Figure 3	-55°C to 125°C			45	ns	
4		Cas Figure 4	25°C		0.5	6		
<sup>t</sup> sk(p)	Pulse skew ( tpHL - tpLH )	See Figure 1	-55°C to 125°C			7	ns	
t.	Transition time	See Figure 1	25°C		5	10	200	
tt			-55°C to 125°C			16	ns	




SGLS081A - MARCH 1995 - REVISED JUNE 2000

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle  $\leq$  50%, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>O</sub> = 50  $\Omega$ .
  - B. CL includes probe and jig capacitance.




#### Figure 1. tpd and tt Test Circuit and Voltage Waveforms

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle  $\leq$  50%, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>O</sub> = 50  $\Omega$ .
  - B. C<sub>1</sub> includes probe and jig capacitance.
  - C. All diodes are 1N916 or equivalent.
  - D. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted input waveform to  $\overline{G}$ .

#### Figure 2. t<sub>PHZ</sub> and t<sub>PZH</sub> Test Circuit and Voltage Waveforms




SGLS081A – MARCH 1995 – REVISED JUNE 2000



#### TEST CIRCUIT

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle  $\leq$  50%, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>O</sub> = 50  $\Omega$ .
  - B. CL includes probe and jig capacitance.
  - C. All diodes are 1N916 or equivalent.
  - D. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted input waveform to  $\overline{G}$ .


Figure 3. t<sub>PZL</sub> and t<sub>PLZ</sub> Test Circuit and Voltage Waveforms



## PARAMETER MEASUREMENT INFORMATION

SGLS081A - MARCH 1995 - REVISED JUNE 2000









6-Feb-2020

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9076604Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9076604Q2A SNJ55 LBC173FK	Samples
5962-9076604QEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9076604QE A SNJ55LBC173J	Samples
5962-9076604QFA	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9076604QF A SNJ55LBC173W	Samples
SNJ55LBC173FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9076604Q2A SNJ55 LBC173FK	Samples
SNJ55LBC173J	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9076604QE A SNJ55LBC173J	Samples
SNJ55LBC173W	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9076604QF A SNJ55LBC173W	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



#### www.ti.com

# PACKAGE OPTION ADDENDUM

6-Feb-2020

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN55LBC173 :

• Catalog: SN75LBC173

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP2-F16



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated