

June 2001 Revised February 2002

GTLP1B153 1-Bit LVTTL/GTLP Driver/Receiver Pair

General Description

The GTLP1B153 is a 1-bit bus buffer pair with separate bit paths, that provide LVTTL-to-GTLP and GTLP-to-LVTTL signal level translation. High speed backplane operation is a direct result of GTLP's reduced output swing (<1V), reduced input threshold levels and output edge rate control. The edge rate control minimizes bus settling time. GTLP is a Fairchild Semiconductor derivative of the Gunning Transistor logic (GTL) JEDEC standard JESD8-3.

Fairchild's GTLP has internal edge-rate control and is process, voltage and temperature compensated. GTLP's I/O structure is similar to GTL and BTL but offers different output levels and receiver threshold. Typical GTLP output voltage levels are: $\rm V_{OL}=0.5V,\,V_{OH}=1.5V,\,and\,V_{REF}=1V.$

Features

- Interface between LVTTL and GTLP logic levels
- Designed with edge rate control circuitry to reduce output noise in the GTLP port
- V_{REF} pin provides external supply reference voltage for receiver threshold adjustability
- Special PVT compensation circuitry to provide consistent performance over variations of process, supply voltage and temperature
- TTL compatible driver and control inputs
- Designed using Fairchild advanced BiCMOS technology
- Bushold data inputs on A Port to eliminate the need for external pull-up resistors for unused inputs
- Power up/down and power off high impedance for live insertion
- Open drain on GTLP to support wired-or connection
- Flow through pinout optimizes PCB layout
- A Port source/sink -24mA/+24mA
- B Port sink +50mA


Ordering Code:

Order Number	Package Number	Package Description
GTLP1B153M		8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow [TUBE]
GTLP1B153MX		8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow [TAPE and REEL]
GTLP1B153K8X		8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide [TAPE and REEL]

Pin Descriptions

Pin Names	Description		
OEA	LVTTL Bit Level Output Enable (Active LOW for Receive)		
V_{CC} , GND, V_{REF}	Device Supplies		
B _O , B _I	B Port GTLP Outputs/ Inputs		
A _O / A _I	A Port LVTTL Outputs/ Inputs		

Connection Diagrams



US8

SOIC

v_{CC}	1	8	ŌEĀ
ВО	2	7	A_T
ΒI	3	6	AO
VREF	4	5	GND

Functional Description


The GTLP1B153 is a 2-bit transceiver that supports GTLP and LVTTL signal levels. Data polarity is non-inverting and the data flow in the B-to-A direction is controlled by the OEA pin.

Functional Table

Inp	Inputs		Description		
OEA	B _I	Ao	Description		
L	L	L	A Output Data Bit Enabled		
L	Н	Н	A Output Data Bit Enabled		
Н	X	Z	A Output Data Bit High Impedance		
OEA	A _I	Bo			
Х	L	L	B Output Data Bit Enabled		
Х	Н	H (Note 1)	B Output Data Bit Enabled		

Note 1: Denotes that the bit would be in high impedance mode if there was no pull-up circuit due to open drain nature of the GTLP output.

Logic Diagram



Absolute Maximum Ratings(Note 2)

Supply Voltage (V_{CC}) -0.5V to +4.6V DC Input Voltage (V_I) -0.5V to +4.6V

DC Output Voltage (V_O)

Outputs 3-STATE -0.5V to +4.6VOutputs Active (Note 3) -0.5V to +4.6V

DC Output Sink Current into

A Port I_{OL} 48 mA

DC Output Source Current from

A Port I_{OH} -48 mA

DC Output Sink Current into

B Port in the LOW State, $I_{\rm OL}$ 100 mA

DC Input Diode Current (I_{IK})

 $V_1 < 0V$ -50 mA

DC Output Diode Current (I_{OK})

 $V_O < 0V$ -50 mA **ESD** Rating >2000V

Storage Temperature (T_{STG}) -65°C to +150°C

Recommended Operating Conditions

Supply Voltage V_{CC} 3.15V to 3.45V

Bus Termination Voltage (V_{TT})

GTLP 1.47V to 1.53V 0.98V to 1.02V V_{REF}

Input Voltage (V_I)

0.0V to $V_{\mbox{\footnotesize CC}}$ on A Port and Control Pins

HIGH Level Output Current (IOH)

A Port -24 mA

LOW Level Output Current (I_{OL})

A Port +24 mA B Port +50 mA

Operating Temperature (T_A) -40°C to +85°C

Note 2: Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum rating. The $\,$ "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: IO Absolute Maximum Rating must be observed.

DC Electrical Characteristics

Over Recommended Operating Free-Air Temperature Range, $V_{REF} = 1.0V$ (unless otherwise noted).

Symbol		Test Conditions		Min	Typ (Note 4)	Max	Units	
V _{IH}	B Port		V _{REF} + 0.05		V _{TT}	V		
	Others		2.0			V		
V _{IL}	B Port			0.0		V _{REF} - 0.05	V	
	Others					0.8	V	
V _{REF}	B Port			0.7V	1.0	1.3V	V	
V _{TT}	B Port			V _{REF} + 50 mV	1.5	V _{CC}	V	
V _{IK}		V _{CC} = 3.15V	$I_{I} = -18 \text{ mA}$			-1.2	V	
V _{OH}	A Port	V _{CC} = Min to Max (Note 5)	$I_{OH} = -100 \mu A$	V _{CC} - 0.2				
		V _{CC} = 3.15V	$I_{OH} = -8 \text{ mA}$	2.4			V	
			I _{OH} = -24 mA	2.2				
V _{OL}	A Port	V _{CC} = Min to Max (Note 5)	$I_{OL} = 100 \mu A$			0.2		
		V _{CC} = 3.15V	$I_{OL} = 8 \text{ mA}$			0.4	V	
		V _{CC} = 3.15V	I _{OL} = 24 mA			0.5		
	B Port	V _{CC} = 3.15V	I _{OL} = 40 mA			0.4	V	
			$I_{OL} = 50 \text{ mA}$			0.55	V	
I _I	Control Pins	V _{CC} = 3.45V	$V_1 = 3.45V$			5		
			$V_I = 0V$			-5	μΑ	
	A Port	V _{CC} = 3.45V	$V_1 = 3.45V$			10		
			$V_I = 0V$			-10	μΑ	
	B Port	V _{CC} = 3.45V	V _I = 3.45V			5		
			$V_I = 0$			-5	μΑ	
I _{OFF}	A Port,	$V_{CC} = 0$	V_{I} or $V_{O} = 0$ to 3.45V			30	μΑ	
	Control Pins							
	B Port	V _{CC} = 0	V_{I} or $V_{O} = 0$ to 3.45V			30	μΑ	
I _{I (HOLD)}	A Port	V _{CC} = 3.15V	V _I = 0.8V	75			μА	
			$V_I = 2.0V$			-75	μι	
I _{OZH}	A Port	V _{CC} = 3.45V	V _O = 3.45V			10	μА	
	B Port	1	$V_0 = 3.45V$			5	μΛ	

DC Electrical Characteristics (Continued)

Symbol		Test Conditions		Min	Typ (Note 4)	Max	Units
l _{OZL}	A Port	V _{CC} = 3.45V	$V_O = 0V$			-10	
	B Port]	$V_O = 0V$			-5	μΑ
I _{PU/PD}	All Ports	V _{CC} = 0 to 1.5V	$V_I = 0 \text{ to } 3.45V$			30	μΑ
I _{CC}	A Port	V _{CC} = 3.45V	Outputs HIGH			11	
	or B Port	I _O = 0	Outputs LOW			11	mA
		V _I = V _{CC} /V _{TT} or GND	Outputs Disabled			11	
ΔI_{CC}	A Port and	V _{CC} = 3.45V,	One Input at V _{CC}			2	mA
(Note 6)	Control Pins	A or Control Inputs at V _{CC} or GND	-0.6V				
Ci	Control Pins		$V_I = V_{CC}$			3	pF
	A and B Port		V _{TT} or 0				
Co	A Port		$V_I = V_{CC}$ or 0			5	pF
	B Port		$V_I = V_{TT}$ or 0			5	pF

Note 4: All typical values are at $V_{CC} = 3.3 V$ and $T_A = 25 ^{\circ} C$.

Note 5: For conditions shown as Min, use the appropriate value specified under recommended operating conditions.

Note 6: This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

Note: GTLP V_{REF} and V_{TT} are specified to 2% tolerance since signal integrity and noise margin can be significantly degraded if these supplies are noisy. In addition, V_{TT} and R_{TERM} can be adjusted beyond the recommended operating to accommodate backplane impedances other than 50Ω , but must remain within the boundaries of the DC Absolute Maximum Ratings. Similarly, V_{REF} can be adjusted to optimize noise margin.

AC Electrical Characteristics

Over recommended range of supply voltage and operating free-air temperature, $V_{REF} = 1.0V$ (unless otherwise noted).

 C_L = 30 pF for B Port and C_L = 50 pF for A Port.

Symbol	From	То	Min	Тур	Max	Unit
	(Input)	(Output)		(Note 7)		Offic
t _{PLH}	A	В	1.2	2.9	7.3	ns
t _{PHL}	<u>^</u>	В	8.0	2.0	4.5	
t _{PLH}	В	А	1.4	2.5	4.4	ns
t _{PHL}	ь		1.6	2.7	5.0	
t _{RISE}	Transition Time, B O	utputs (20% to 80%)		1.5		ns
t _{FALL}	Transition Time, B Outputs (80% to 20%)			1.8		ns
t _{RISE}	Transition Time, C O	utputs (10% to 90%)		2.5		ns
t _{FALL}	Transition Time, C Outputs (90% to 10%)			2.2		ns
t _{PZH} , t _{PZL}	ŌĒĀ		1.2	2.7	5.3	
t _{PHZ} , t _{PLZ}	OEA	A	1.4	2.8	4.9	ns

Note 7: All typical values are at $V_{CC} = 3.3V$, and $T_A = 25$ °C.


Test Circuits and Timing Waveforms

Test Circuit for A Outputs O Open 500Ω Output Under Test 500Ω Test

OPEN t_{PLH}/t_{PHL} t_{PLZ}/t_{PZL} t_{PHZ}/t_{PZH}


Note: C_L includes probes and Jig capacitance.

Test Circuit for B Outputs




Note: C_L includes probes and Jig capacitance. Note: For B Port, $C_L = 30 \text{ pF}$ is used for worst case.

Voltage Waveforms Propagation Delay



Voltage Waveform Enable and Disable Times





	A or LVTTL Pins	B or GTLP Pins
V _{INHIGH}	V _{CC}	1.5
V _{INLOW}	0.0	0.0
V_{M}	V _{CC} /2	1.0
V _X	V _{OL} + 0.3V	N/A
V _Y	V _{OH} – 0.3V	N/A


Note: Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.

Wavefull 2 to 16 an output man months consumed a second s

Physical Dimensions inches (millimeters) unless otherwise noted










8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M08A


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)






LAND PATTERN RECOMMENDATION







NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-187
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

DETAIL A

MAB08AREVC

8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide Package Number MAB08A Preliminary

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com