

Wide-Bandwidth Precision Operational Amplifier ($A_{v} \ge 10$)

OP-61


FEATURES

	High Gain-Bandwidth Product	200MHz Typ
	Low Voltage Noise	3.4nV/√Hz @ 1kHz
•	High Speed	45V/μs Typ
•	Fast Settling Time (0.01%)	330ns Typ
	High Gain	475V/mV Typ
	Low Offset Voltage	100 V Typ

much larger gain-bandwith product of 200MHz. With slew rate exceeding 45V/ μ s, and settling time for 12 bits (0.01%) typically 330ns, the OP-61 has excellent dynamic accuracy.

The OP-61 is an excellent upgrade for circuits using slower op amps such as the HA-5111, and the HA-5147. The OP-61 can also be used as a high-speed alternative to the HA-5101, HA-5127, HA-5137, OP-27, and OP-37 amplifiers, where closed-loop gains are greater than 10.

APPLICATIONS





GENERAL DESCRIPTION

The OP-61 is a wide-bandwidth, precision operational amplifier designed to meet the requirements of fast, precision instrumentation systems. The OP-61's combination of DC accuracy with high bandwidth, fast slew rate and low noise, makes it unique among high-speed amplifiers. It is ideal for wideband systems requiring high signal-to-noise ratio, such as fast 12-16 bit data acquisition systems. The OP-61 maintains less than 3nV/√Hz of input referred spot voltage noise over its closed-loop bandwidth.

The OP-61 offers noise and gain performance similar to that of the industry standard OP-27/37 amplifiers, but maintains a

PIN CONNECTIONS





ORDERING INFORMATION 1

	- OPERATING			
CERDIP 8-PIN	PLASTIC 8-PIN	LCC 20-CONTACT	TEMPERATURE RANGE	
OP61AZ*	-	OP61ARC/883*	MIL	
OP61FZ	OP61GP	-	XIND	
-	OP61GS	_	XIND	

- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- † Burn-in is available on commercial and industrial temperature range parts in CerDIP, and plastic DIP packages.

DACKAGE TYPE	Q. (Note 1)	0	HAUT
F & G Grades		–40°C	to +85°C
All A Grades		–55°C t	0+125°C
Operating Temperatur	-		
Junction Temperature		•••••	150°C
Lead Temperature Ra			
P, RC, S, Z Package			
Storage remperature			

PACKAGE TYPE	Θ _{IA} (Note 1)	Θ_{JC}	UNIT	
8-Pin Hermetic DIP (Z)	148	16	°C/W	
8-Pin Plastic DIP (P)	103	43	°C/W	
20-Contact LCC (RC)	98	38	°C/W	
8-Pin SO (S)	158	43	°C/W	

NOTES:

- Θ_{jA} is specified for worst case mounting conditions, i.e., Θ_{jA} is specified for device in socket for CerDIP, P-DIP, and LCC packages; Θ_{jA} is specified for device soldered to printed circuit board for SOpackage.
- Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

ABSOLUTE MAXIMUM RATINGS (Note 2)

Supply Voltage ±18V
Differential Input Voltage ±5.0V
Input Voltage Supply Voltage
Output Short Circuit Duration Continuous

ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$, $T_A = 25$ °C, unless otherwise noted.

	$^{\prime}$ \sim $<$ $($ $($ $)$ $)$		OP-61A			OP-61F			OP-61G			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	Vos		[100	500	/ -	150	750	-	200	1000	μV
Input Offset Current	los	V _{CM} = QV	(-	30	150	<i> </i> -	40	200	7	40	200	° nA
Input Bias Current	Ig	V _{CM} = 0V	17	130	500	-	200	600	7	200	600	nA
Input Noise Voltage Density	en	f _O = 1000Hz	_	3.4			3/4		<u> </u>	3.4	1	nV/√Hz
Input Noise Current Density	in	f _O = 10kHz	-	1.7			1.7		/-/	1.7		pA/√Hz
Input Voltage Range	IVR	(Note 1)	±11.0	-	-	±11.0	-	-	±+1.0	<i>-</i>	L-	V
Common-Mode Rejection	CMR	V _{CM} = ±11V	100	108	-	94	100	_	94	100	_	dB
Power Supply Rejection Ratio	PSRR	$V_S = \pm 5V \text{ to } \pm 18V$	-	1.2	4.0	_	2.0	5.6	_	2.0	5.6	μV/V
Large-Signal Voltage Gain	A _{VO}	$R_{L} = 10k\Omega$ $R_{L} = 2k\Omega$ $R_{L} = 1k\Omega$	225 200 150	475 400 340	-	175 150 120	425 350 300	-	175 150 120	425 350 300	-	V/mV
Output Voltage Swing	Vo	$R_L = 1k\Omega$ $R_L = 500\Omega$	±12.0 ±11.0	±13.2 ±12.8	_	±12.0 ±11.0	±13.2 ±12.8	-	±12.0 ±11.0	±13.2 ±12.8	-	٧
Siew Rate	SR	$R_L = 1k\Omega$ $C_L = 50pF$	40	45	-	35	45	-	35	45	-	V/µs
Gain Bandwidth Prod.	GBWP	f _O = 1MHz	-	200	-	-	200	-	-	200	-	MHz
SettlingTime	ts	A _V = -10, 10V Step, 0.01%	-	300	-	-	330	-	-	330	-	ns
Supply Current	Isy	No Load	_	6.1	7.5	_	6.1	7.5	_	6.1	7.5	mA

NOTES:

1. Guaranteed by CMR test.


ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$, $-55^{\circ}C \le T_A \le +125^{\circ}C$, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS			MIN	OP-61A		AX	UNITS
nput Offset Voltage	Vos			-	-	200	1	000	μ\
Average Input Offset Drift	TCVos				_	1.0		5.0	μV/°C
nput Offset Current	los	V _{CM} = 0V			-	70		400	n.A
nput Bias Current	i _B	V _{C M} = 0V			-	180		800	n/
nput Voltage Range	IVA	(Note 1)			±11V	-		-	\
Common-Mode Rejection	CMR	V _{C M} = ±11V			94	104		-	dE
Power Supply Rejection Ratio	PSRR	V _S =±5V to ±18V			-	2.0		5.6	μVΛ
_arge-Signal		R _L = 10kΩ			175	400		-	
Voltage Gain	Avo	$R_L = 2k\Omega$ $R_L = 1k\Omega$			150 120	340 260		-	V/m\
24241/0400	\leftarrow					±13.0			
Output Voltage Swing	Va	$R_L = 1k\Omega$			±11.0 ±10.0	±13.0		_	1
Supply Current		No Load				6.5		8.0	- m
ELECTRICAL CHA	PACTEDISTIC)					7 ~	
LECTRICAL CHA			≤ +85°C.	>P-61F		177	P-61G		
PARAMETER	SYMBOL	S at $V_S = \pm 15$ $\sqrt{-40^{\circ}\text{C}} = 2$	MIN	TYP	WAX	MIN	TYP	JAX.	
PARAMETER nput Offset Voltage	SYMBOL V _{OS}			7 7 1	WAX 1250	177		150g	
PARAMETER	SYMBOL		MIN	TYP		177	TYP	-	
PARAMETER Input Offset Voltage Average Input Offset Drift	SYMBOL V _{OS}		MIN	300	1250	177	TYP 400	1500	μV/°(
PARAMETER Input Offset Voltage Average Input	SYMBOL V _{OS} TCV _{OS}	CONDITIONS	MIN	300 3.0	7.0	MIN	400 3.0	7.8	UNITS μV/°(π/
PARAMETER Input Offset Voltage Average Input Offset Drift Input Offset Current	SYMBOL V _{OS} TCV _{OS}	CONDITIONS V _{CM} = 0V	MIN	300 3.0 125	7.0 500	MIN	TYP 400 3.0 125	7.8 500	μV/°(
PARAMETER Input Offset Voltage Average Input Offset Drift Input Offset Current Input Bias Current	SYMBOL Vos TCVos los	CONDITIONS V _{CM} = 0V V _{CM} = 0V	MIN -	300 3.0 125 250	7.0 500 900	MIN	3.0 (125 250	7.0 500 900	μV/°C
PARAMETER Input Offset Voltage Average Input Offset Drift Input Offset Current Input Bias Current Input Voltage Range Common-Mode	SYMBOL Vos TCVos los IB	V _{CM} = 0V V _{CM} = 0V (Note 1)	MIN	300 3.0 125 250	7.0 500 900	MIN	3.0 L 125 250	7.6 500 900	μV/°C
PARAMETER Input Offset Voltage Average Input Offset Drift Input Offset Current Input Bias Current Input Voltage Range Common-Mode Rejection Power Supply Rejection Ratio	SYMBOL Vos TCVos los lB IVR CMR	CONDITIONS $V_{CM} = 0V$ $V_{CM} = 0V$ (Note 1) $V_{CM} = \pm 11V$ $V_{S} = \pm 5V \text{ to } \pm 18V$ $R_{L} = 10k\Omega$	#11V 88	300 3.0 125 250 - 96 4.0 350	7.0 500 900 -	#11V 88	125 250 - 96 4.0	1500 7.0 500 900 - 10.0	μV/°(n) n) d1
PARAMETER Input Offset Voltage Average Input Offset Drift Input Offset Current Input Bias Current Input Voltage Range Common-Mode Rejection Power Supply Rejection Ratio	SYMBOL Vos TCVos los lB IVR CMR	CONDITIONS $V_{CM} = 0V$ $V_{CM} = 0V$ (Note 1) $V_{CM} = \pm 11V$ $V_{S} = \pm 5V \text{ to } \pm 18V$ $R_{L} = 10k\Omega$ $R_{L} = 2k\Omega$	#11V 88	300 3.0 125 250 - 96 4.0	7.0 500 900 - 10.0	#11V 88	125 250 - 96	1500 7.0 500 900 - 10.0	μV/°(n) n) d1
PARAMETER Input Offset Voltage Average Input Offset Drift Input Offset Current Input Bias Current Input Voltage Range Common-Mode Rejection Power Supply Rejection Ratio Large-Signal Voltage Gain	SYMBOL Vos TCVos los IVR CMR PSRR	CONDITIONS $V_{CM} = 0V$ $V_{CM} = 0V$ (Note 1) $V_{CM} = \pm 11V$ $V_{S} = \pm 5V \text{ to } \pm 18V$ $R_{L} = 10k\Omega$ $R_{L} = 2k\Omega$ $R_{L} = 1k\Omega$	#11V 88	300 3.0 125 250 - 96 4.0 350 300	7.0 500 900 - 10.0	#11V 88	125 250 - 96 4.0 350 300	150¢ 7.0 500 900 - 10.0	μV/°(
PARAMETER Input Offset Voltage Average Input Offset Drift Input Offset Current Input Bias Current Input Voltage Range Common-Mode Rejection Power Supply Rejection Ratio Large-Signal	SYMBOL Vos TCVos los lB IVR CMR	CONDITIONS $V_{CM} = 0V$ $V_{CM} = 0V$ (Note 1) $V_{CM} = \pm 11V$ $V_{S} = \pm 5V \text{ to } \pm 18V$ $R_{L} = 10k\Omega$ $R_{L} = 2k\Omega$	#11V 88 150 120 100	300 3.0 125 250 - 96 4.0 350 300 240	7.0 500 900 - - 10.0	MIN	125 250 - 96 4.0 350 300 240	150¢ 7.8 500 900 - - 10.0	μV/°(n) n) d1

NOTES:

^{1.} Guaranteed by CMR test.

DICE CHARACTERISTICS



DIE SIZE 0.064 x 0.068 inch, 4,352 sq. mils (1.63 x 1.73 mm, 2.81 sq. mm)

- 1. Vos NULL
- 2. -IN
- 3. +IN
- 4. V-5. V_{OS} NULL
- 6. OUT
- 7. V+


WAFER TEST LIMITS at $V_S = \pm 15V$, $T_A = 25$ °C.

PARAMETER	SYMBOL	CONDITIONS	OP-61GBC LIMITS	UNITS
Input Offset Voltage	V _s		750	μV MAX
Input Offset Current	los		200	nA MAX
Input Bias Current			600	nA MAX
Input Voltage Range	IVB		±11.0	V MIN
Common-Mode Rejection	CMR.	V _{CM} = ±11V	[] []	dB MIN
Power Supply Rejection Ratio	PSRR	$V_S = \pm 5V$ to $\pm 18V$	5.6	μV/V MAX
Large-Signal Voltage Gain	Avo	$R_L = 10k\Omega$ $R_L = 2k\Omega$ $R_L = 1k\Omega$	175 150 120	V/mV MiN
Output Voltage Swing	Vo	$R_{L} = 1k\Omega$ $R_{L} = 500\Omega$	±12.0 ±11.0	V MIN
Slew Rate	SR	$R_{L} = 1k\Omega$ $C_{L} = 50pF$	35	V/μs MIN
Supply Current	I _{SY}	No Load	7.5	mA MAX


NOTE:

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.


TYPICAL PERFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS Continued



TYPICAL PERFORMANCE CHARACTERISTICS Continued



SIMPLIFIED SCHEMATIC



The OP-61 combines high speed with a level of precision and noise performance normally only found with slower amplifiers. Data acquisition and instrumentation technology has progressed to where dynamic accuracy and high resolution are both maintained to a very high level. The OP-61 was specifically designed to meet the stringent requirements of these systems.

Signal-to-noise ratio degrades as input referred noise or bandwidth increases. The OP-61 has a very wide bandwidth, but its input noise is only $3nV/\sqrt{Hz}$. This makes the total noise generated over its closed-loop bandwidth considerably less than previously available wideband operational amplifiers.

The OP-61 provides stable operation in closed-loop gain configurations of 10 or more. Large load capacitances should be decoupled with a resistor placed inside the feedback loop (see Driving Large Capacitive Loads).

OFFSET VOLTAGE ADJUSTMENT

APPLICATIONS INFORMATION

Offset voltage can be adjusted by a potentiometer of $10k\Omega$ to $100k\Omega$ resistance. This potentiometer should be connected between pins 1 and 5 with the wiper connected directly to the OP-61 V+ pin (see Figure 1). By connecting this line directly to the op amp V+ terminal, common impedance paths shared by both return currents and the null inputs will be avoided. Nulling inputs

Do any op amp are simply another set of sensitive differentially balanced inputs. Therefore, care must always be exercised in laying out signal paths by not placing the trimmer, or the nulling input lines, directly adjacent to high frequency signal lines.

POTENTHOMETERS RANGING FROM 10kΩ TO 100kΩ CAN BE USED TO OBTAIN A MINIMUM OF ±2mV OF VOS ADJUSTMENT.

FIGURE 1: Input Offset Voltage Nulling




FIGURE 2: Trimming OP-61 Voltage Offset with 0 to 10V Voltage Output, PM-7226 Quad D/A

D/A converters can also be used for offset adjustments in systems that are microprocessor controlled. Figure 2 illustrates a PM-7226 quad, 8-bit D/A, used to null the OP-61's offset voltage. A stable fixed bias current is provided into pin 5 of the OP-61, from $\rm R_2$, and a REF-10, +10V precision voltage reference. Current through $\rm R_1$, from the D/A voltage output provides the programmed $\rm V_{OS}$ adjustment control. Symmetric control of the offset adjustment is effected since equal currents are sourced into $\rm R_1$ and $\rm R_2$ when the D/A is at half scale, binary input code = 10000000.

With the circuit components shown in Figure 2, the maximum V_{OS} adjustment range is $\pm 500 mV$, referred to the input of the OP-61. Incremental adjustment range is approximately $2\mu V$ per bit, allowing V_{OS} to be trimmed to $\pm 2\mu V$.




FIGURE 3: Large- and Small-Signal Response Test Circuit

TRANSIENT RESPONSE PERFORMANCE

Figures 4 and 5, respectively, show the small-signal and large-signal transient response of the OP-61 driving a 20pF load from the circuit in Figure 3. Both waveforms are symmetric and exhibit only minimal overshoot. The slew rate symmetry, apparent from the large-signal response, decreases the DC offsets that occur when processing input signals that extend outside the range of the OP-61's full-power bandwidth.




FIGURE 5: Large-Signal Transient Response

DRIVING CAPACITIVE LOADS

Direct capacitive loading will reduce the phase margin of any op amp. A pole is created by the combination of the op amp's output impedance and the capacitive load that induces phase lag and reduces stability. However, high-speed amplifiers can easily drive a capacitive load indirectly. This is shown in Figure 6. The OP-61 is driving a 1000pF capacitive load. R_1 and C_1 serve to counteract the loss of phase margin by feedforwarding a small amount of high frequency output signal back to the amplifier's inverting input,




FIGURE 6: OP-61 Noninverting Gain of 10 Amplifier, Compensated to Handle Large Capacitive Loads

thereby preserving adequate phase margin. The resulting pulse response can be seen in Figure 7. Extra care may be required to ensure adequate decoupling by placing a 1µF to 10µF capacitor in parallel with the existing decoupling capacitor. Adequate decoupling ensures a low impedance path for high frequency energy transferred from the decoupling capacitors through the amplifier's output stage to a reactive load.




FIGURE 7: Pulse Response of Compensated X10 Amplifier in Figure 6, $V_{IN} = 100 \text{mV}_{p-p}$, $V_{OUT} = 1 \text{V}_{p-p}$, Frequency of Square Wave = 1MHz, $C_{LOAD} = 1000 \text{pF}!$

DECOUPLING AND LAYOUT GUIDELINES

The OP-61 op amp is a superb choice for a wide range of precision high-speed, low noise amplifier applications. However, care must be exercized in both the design and layout of high-speed circuits in order for the specified performance to be realized.

Although the OP-61 has excellent power supply rejection over a wide bandwidth, the negative supply rejection is limited at high frequencies since the amplifier's internal integrator is biased via the negative supply line. This operation is typical performance for all monolithic op amps, and not unique to the OP-61. Since the negative supply rejection will approach zero for signals above the close-loop bandwidth, high-speed transients and wideband power supply noise, on the negative supply line, will result in spurious signals being directly added to the amplifier's output. Adequate power supply decoupling prevents this problem.

Generally a 0.1 \(\mu \) tantalum decoupling capacitor, placed in diose proximity across the amplifier's actual power supply pin and ground is redominented. This vill satisfy most decoupling requirements, especially when the circuit is built on a low impedance ground plane. When a heavy copper clad ground plane is not used, it becomes especially important to comine the high frequency output load currents donfined to as small a high-frequency signal path as possible, as suggested in Figure 8.





FIGURE 8: Proper power supply bypassing is required to obtain optimum performance with the OP-61. Maintain as small wideband signal current path as possible. Where signal common is a low impedance ground plane, simply decouple 0.1 µF to ground plane near the OP-61.

Power management of complex systems sometimes results in a complex L-C network that has high frequency natural resonances that cause stability problems in circuits internal to the system. Resistors added in series to the supply lines can lower the Q of the undesired resonances, preventing oscillations on the supply lines. Resistors of 3 to 10 ohms work well and serve to ensure the stability of the OP-61 in such systems.

ADDITIONAL CAVEATS FOR HIGH-SPEED AMPLIFIERS IN-CLUDE:

- Keep all leads as short as possible, using direct point-to-point wiring. Do not wire-wrap or use "plug-in" boards for prototyping circuits.
- Op amp feedback networks should be placed in close proximity to the amplifiers inputs. This reduces stray capacitance that compromises stability margins.
- Maintain low feedback and source resistance values. Impedance levels greater than several kilo-ohms may result in degrading the amplifier's overall bandwidth and stability.
- The use of heavy ground planes reduces stray inductance, and provides a better return path for ground currents.
- 5. Decoupling capacitors must have short leads and be placed at the amplifier's supply pins. Use low equivalent series resistance (ESR) and low inductance chip capacitors wherever possible.
- 6. Evaluation of pretotype circuits should be performed with a low input capacitance X10 compensated oscilloscope probe. X1 uncompensated probes introduce excessive stray capacitance which alters circuit characteristics by introducing additional phase shifts.
- Do not directly drive either large capacitive loads or coax cables with high-speed amplifiers (see DRIVING COAXIAL CABLES).
- 8. Watch out for parasitic capacitances at the +/- inputs to wide-band noninverting op amp circuits. Since these nodes are not maintained at virtual ground as in the inverting amplifier configuration, parasitics may degrade bandwidth. Wideband noninverting amplifiers may require the ground plane trace removed from local proximity to the op amp's inputs.



The test circuit, built on a copper clad circuit board, has a FET input stage which maintains extremely low loading capacitance at the artificial sum node. Preceeding stages are complementary emitter follower stages, providing adequate drive current for a 50Ω oscilloscope input. The OP-97 establishes biasing for the input stage, and eliminates excessive offset voltage errors.

Figure 10 illustrates the OP-61's typical settling time of 330ns. Moreover, problems in settling response, such as thermal tails and long-term ringing are nonexistent. This performance of the OP-61 makes it a suberb choice for systems demanding both high sampling rates and high resolution.

FIGURE 10: Settling Characteristics of the OP-61 to 0.01%. No Thermal Settling Tail Appears as Part of the Settling Response.




FIGURE 12: OP-61's Extremely Fast Recovey Time from a 1mA Load Transient to 0.01%

Figure 11 shows a settling measurement circuit for evaluating recovery from an output current transient. An output disturbing current generator provides the transient change in output load current of 1mA. As seen in Figure 12, the OP-61 has extremely fast recovery of 180ns, (to 0.01%), for a 1mA load transient. The performance makes it an ideal amplifier for data acquisition systems.

DRIVING COAXIAL CABLES

The OP-61 amplifier, and a BUF-03 unity-gain buffer, make an excellent drive circuit for 75Ω or 50Ω coaxial cables. To maintain optimum pulse response, and minimum reflections, op amp circuits driving coaxial cables should be terminated at both ends. Unterminated cables can appear as a resonant load to the amplifier, degrading stability margins. Also, since coaxial cables represent a significant capacitive load shunting the driving amplifier, it is not possible to drive them directly from the op amp's output (RG-58 coax. typically has 33pF/foot of capacitance).

Figure 13 illustrates an OP-61 noninverting, gain of 10, amplifier stage, driving a double-matched coaxial cable. Since the double-matching of the cable results in voltage gain loss of 6dB, the composite voltage gain of the entire circuit is 5, or 14dB.

Resistors $\rm R_3$ and $\rm R_4$ serve to absorb reflections at both ends of the cable. The OP-61's wide bandwidth and fast symmetric slewing, results in a very clean pulse reponse, as can be seen in Figure 15. The BUF-03 serves to increase the output current capability to 70mA peak, and the ability to drive up to a $1\mu F$ capacitive load (or a longer cable). The value of $\rm C_1$ may need to be slightly adjusted to provide an optimum value of phase lead, or pulse response. This capacitor serves to correct for the current buffers phase lag, internal to the OP-61's feedback loop.

NOISE MODEL AND DISCUSSION

The OP-61's exceptionally low voltage noise ($e_n = 3.0 \text{nV/Hz}$, high open-loop gain, and wide bandwidth makes it ideal for accurately amplifying wideband low-level signals. Figure 15a shows the OP-61 cleanly amplifying a 5mV_{P-P} , 1 MHz sine wave, with inverting gain of 100. Noise or limited bandwidth prevents most amplifiers from achieving this performance.




FIGURE 13: OP-61 Noninverting Amplifier Driving Coaxial Cable, Composite Gain = 5 from $V_{\rm IN}$ to $V_{\rm OUT}$. Adjust $C_{\rm 1}$ for Desired Pulse Response.




FIGURE 15a: Example of Low Level Amplifier in an Inverting Configuration, Gain = $V_{OUT}V_{IN} = -R_2/R_1 = -100$




FIGURE 14: Pulse Response from Amplifier Circuit in Figure 13, Driving 15 Ft. of RG-58 Coaxial Cable




FIGURE 15b: OP-61, Gain = -100.0, Wideband Amplifier, $V_{IN} = 5mV_{p,p}$ Signal at 1MHz, $V_{OUT} = 500mV_{p,p}$




FIGURE 16: Inverting Gain Configuration Noise Model for the

The inverting amplifier mode), seen in Figure 16, can be used to calculate the equivalent input noise, en is the voltage noise, modeled as part of the input signal. It represents all the current and voltage noise sources lumped into one equivalent input voltage.

Typical values for the OP-61 noise parameters are

e = 3.4nV/ \(\frac{Hz}{Hz} @ 1kHz

i = 1.7pA/ VHz @ 10kHz

(where it is assumed that $i_n = i_n - = i_n +$).

It can be defined from the model in Figure 16:

e_{ni} = total input referred spot voltage noise (all noise contributions lumped into one equivalent voltage noise source).

e_n = spot voltage noise of OP-61

in = spot current noise of OP-61

Z_s = total input impedance

Z = impedance at OP-61 + input node

A_{VC1} = closed-loop gain for inverting amplifier

N.G. = 1 + |A_{VCI}| = noise gain for inverting amplifier

 i_{ZS} = spot noise current generated by Z_s . If $Z_s = R_s$, then

 $i_{ZS} = i_{RS} = 0.129\sqrt{(1/R_S)} \text{ nV/}\sqrt{Hz}.$

 e_{Zf} = spot voltage noise generated by Z_f . If $Z_f = R_f$,

then $e_{zt} = e_{Rt} = 0.129 \sqrt{R_t} \, \text{nV} / \sqrt{\text{Hz}}$.

Note: Equation is derived from Johnson noise relationship of resistor R:

 $e_R = \sqrt{4kTR} = \sqrt{4kT} \sqrt{R} = 0.129 \sqrt{R} \text{ nV/}\sqrt{Hz}$. R is in ohms.

The equivalent input voltage noise, referred to the output, can be found by adding all the noise sources in a sum-of-square fashion:

$$e_{no^2} = e_{n^2} (N.G.)^2 + i_{n^2} |Z|^2 (N.G.)^2 + i_{n^2} |Z_1|^2 + i_{ZS^2} |Z_1|^2 + e_{Zf^2}$$

Referred back to the amplifiers input:

$$e_{ni} = \frac{e_{no}}{|A_{VCL}|} =$$

$$\frac{\sqrt{\left(e_{n}^{2} (N.G.)^{2}+i_{n}^{2} |Z|^{2} (N.G.)^{2}+i_{n}^{2} |Z_{f}|^{2}+i_{ZS^{2}} |Z_{f}|^{2}+e_{Zf}^{2}\right)}}{|A_{VCL}|}$$

To capitalize on the low voltage performance of the OP-61, Z, Z, and especially Z_S must be as low impedance as possible. With low impedance values of Z_r and Z_S :

$$e_{ni} = \frac{\sqrt{e_{n}^2 (1 + |A_{VCL}|)^2}}{|A_{VCL}|}$$
 or, $e_{ni} = \frac{e_n (N.G.)}{(N.G.) - 1}$

All noise contributions are now easily modelled as a signal equivalent noise voltage source e., (see Figure 17).




FIGURE 17: Equivalent Noise Model, Where All Noise Contributions are Lumped Into e_{ni}

OP-61 SPICE MACROMODEL

Figures 18 and 19 show the node and net list for a SPICE macromodel of the OP-61. The model is a simplified version of the actual device and simulates important DC parameters such as V_{OS} , I_{OS} , I_{B} , A_{VO} , CMR, V_{O} and I_{SY} . AC parameters such as slew rate, gain and phase reponse and CMR change with frequency are also simulated by the model.

The model uses typical parameters for the OP-61. The poles and zeros in the model were determined from the actual open and closed-loop gain and phase reponse of the OP-61. In this way the model presents an accurate AC representation of the actual device. The model assumes an ambient temperature of 25°C (see following pages).




FIGURE 18: OP-61 SPICE Macro-Model Schematic and Node List




FIGURE 19: OP-61 SPICE Net List

^{*} PSpice is a registered trademark of MicroSim Corporation.

^{**} HSPICE is a tradename of Meta-Software, Inc.