

29F52, 29F53

8-Bit Registered Transceiver

The 29F52 and 29F53 are 8-bit registered transceivers. Two 8-bit back to back registers store data flowing in both directions between two bidirectional buses. Separate clock, clock enable and 3-STATE output enable signals are provided for each register. The A_0 – A_7 output pins are guaranteed to sink 24 mA while the B_0 – B_7 output pins are designed for 64 mA.

The 29F53 is an inverting option of the 29F52. Both transceivers are AMD Am2952/2953 functional equivalents.

Rochester Electronics Quality Overview Manufactured Components • ISO-9001 AS9120 certification Rochester branded components are • Qualified Manufacturers List (QML) MIL-PRF-35835 manufactured using either die/wafers Class Q Military purchased from the original suppliers Class V Space Level or Rochester wafers recreated from the Qualified Suppliers List of Distributors (QSLD) original IP. All re-creations are done with Rochester is a critical supplier to DLA and the approval of the Original Component meets all industry and DLA standards. Manufacturer (OCM). Rochester Electronics, LLC is committed to supplying Parts are tested using original factory products that satisfy customer expectations for test programs or Rochester developed quality and are equal to those originally supplied by test solutions to guarantee product industry manufacturers. meets or exceeds the OCM data sheet. The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics

guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

FOR REFERENCE ONLY

29F52 • 29F53 8-Bit Registered Transceiver

29F52 • 29F53 8-Bit Registered Transceiver

General Description

FAIRCHILD

The 29F52 and 29F53 are 8-bit registered transceivers. Two 8-bit back to back registers store data flowing in both directions between two bidirectional buses. Separate clock, clock enable and 3-STATE output enable signals are provided for each register. The A0-A7 output pins are guaranteed to sink 24 mA while the $B_0\mathcal{--}B_7$ output pins are designed for 64 mA.

The 29F53 is an inverting option of the 29F52. Both transceivers are AMD Am2952/2953 functional equivalents.


Features

- 8-bit registered transceivers
- Separate clock, clock enable and 3-STATE output enable provided for each register
- AMD Am2952/2953 functional equivalents
- Both inverting and non-inverting options available
- 24-Pin slimline package

Ordering Code:

Order Number	Package Number	Package Description
29F52SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
29F52SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
29F53SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.




SEMICONDUCTOR

© 2000 Fairchild Semiconductor Corporation DS009606

29F52 • 29F53

Connection I	Diagrams	5								
Pin Assignment for DIP and SOIC 29F52										
B ₇ B ₆ B ₃ B ₃ B ₂ B ₁ B ₀ CPA CEA	1 2 3 4 5 6 6 7 8 9 10 11	$\begin{array}{cccccccccccccccccccccccccccccccccccc$								
GND —	12	14 — CPB 13 — CEB								



Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}
Fill Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}
A ₀ -A ₇	A-Register Inputs/	3.5/1.083	70 μA/0.65 mA
	B-Register 3-STATE Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)
B ₀ –B ₇	B Register Inputs/	3.5/1.083	70 μA/0.65 mA
	A-Register 3-STATE Outputs	600/106.6 (80)	-12 mA/64 mA (48 mA)
OEA	Output Enable A-Register	1.0/1.0	20 µA/–0.6 mA
CPA	A-Register Clock	1.0/1.0	20 µA/–0.6 mA
CEA	A-Register Clock Enable	1.0/1.0	20 µA/–0.6 mA
OEB	Output Enable B-Register	1.0/1.0	20 µA/–0.6 mA
СРВ	B-Register Clock	1.0/1.0	20 µA/–0.6 mA
CEB	B-Register Clock Enable	1.0/1.0	20 µA/–0.6 mA


Output Control

OE	Internal	Y-Output		Function
UE	Q	29F52	29F53	Function
Н	Х	Z	Z	Disable Outputs
L	L	L	Н	Enable Outputs
L	Н	н	L	
	a na Laval			


H = HIGH Voltage Level L = LOW Voltage Level X = Inmaterial Z = HIGH Impedance N = LOW-to-HIGH Transition NC = No Change

Register Function Table (Applies to A or B Register)

1		Inputs		Internal	Function		
	D	СР	CE	Q	Function		
	Х	Х	Н	NC	Hold Data		
	L	Ν	L	L	Load Data		
	Н	Ν	L	н	LUAU Dala		



29F52 • 29F53



Absolute Maximum Ratings(Note 1)

Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias V_{CC} Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$) Standard Output 3-STATE Output Current Applied to Output

-65°C to +150°C -55°C to +125°C -55°C to +150°C -0.5V to +7.0V -0.5V to +7.0V -30 mA to +5.0 mA

-0.5V to V_{CC}

-0.5V to +5.5V

the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature0°C to +70°CSupply Voltage+4.5V to +5.5V

29F52 • 29F53

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

in LOW State (Max)	twice

DC Electrical Characteristics

Symbol	Paramete	er	Min	Тур	Max	Units	V _{cc}	Conditions
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
VIL	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltag	ge			-1.2	V	Min	I _{IN} = -18 mA (Non I/O Pins)
V _{OH}	Output HIGH	10% V _{CC}	2.5					$I_{OH} = -1 \text{ mA} (A_n)$
	Voltage	10% V _{CC}	2.4					$I_{OH} = -3 \text{ mA} (A_n, B_n)$
		10% V _{CC}	2.0			V	Min	$I_{OH} = -15 \text{ mA} (B_n)$
		5% V _{CC}	2.7					$I_{OH} = -1 \text{ mA} (A_n)$
		5% V _{CC}	2.7					$I_{OH} = -3 \text{ mA} (A_n, B_n)$
V _{OL}	Output LOW	10% V _{CC}			0.5	N/	Min	$I_{OL} = 24 \text{ mA} (A_n)$
	Voltage	10% V _{CC}			0.55	V	Min	I _{OL} = 64 mA (B _n)
I _{IH}	Input HIGH Current				20	μA	Max	V _{IN} = 2.7V (Non-I/O Pins)
I _{BVI}	Input HIGH Current				100		Maria	
	Breakdown Test				100	μA	Max	V _{IN} = 7.0V (Non-I/O Pins)
I _{BVIT}	Input HIGH Current				1.0	mA	Max	$V_{INI} = 5.5V (A_{p_1}, B_{p_2})$
	Breakdown Test (I/O)				1.0	mA	IVIAX	$v_{\rm IN} = 5.5 v (A_{\rm n}, D_{\rm n})$
IIL	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V (Non-I/O Pins)
I _{IH} + I _{OZH}	Output Leakage Current				70	μΑ	Max	$V_{OUT} = 2.7V (A_n, B_n)$
$I_{IL} + I_{OZL}$	Output Leakage Current				-650	μΑ	Max	$V_{OUT} = 0.5V (A_n, B_n)$
I _{OS}	Output Short-Circuit Curr	rent	-60		-150	mA	Max	$V_{OUT} = 0V (A_n)$
			-100		-225			$V_{OUT} = 0V (B_n)$
ICEX	Output HIGH Leakage C	urrent			250	μΑ	Max	$V_{OUT} = V_{CC} (A_n, B_n)$
I _{ZZ}	Bus Drainage Test				500	μA	0.0V	$V_{OUT} = 5.25V (A_n, B_n)$
I _{CCH}	Power Supply Current			130	190	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current				190	mA	Max	$V_0 = LOW$
I _{CCZ}	Power Supply Current				190	mA	Max	$V_{O} = HIGH Z$

29F52 • 29F53

AC Electrical Characteristics

Symbol	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$	
		Min	Тур	Max	Min	Max	Min	Max	
t _{PLH}	Propagation Delay	3.0	5.5	7.5			2.5	8.5	
t _{PHL}	CPA or CPB to An or Bn	4.0	7.0	9.0			3.5	10.0	ns
t _{PZH}	Output Enable Time	2.5	5.5	7.5			2.0	8.5	ns
t _{PZL}	OEA or OEB to An or Bn	3.5	7.0	9.5			3.0	10.5	115
t _{PHZ}	Output Disable Time	2.5	6.5	9.0			2.0	10.0	
t _{PLZ}	OEA or OEB to An or Bn	2.5	5.5	7.5			2.0	8.5	ns

AC Operating Requirements

Symbol	Parameter	~	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$		$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$	
		Min	Max	Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	4.0				4.5		ns
t _S (L)	A _n or B _n to CPA or CPB	4.0				4.5		115
t _H (H)	Hold Time, HIGH or LOW	2.0				2.5		ns
t _H (L)	A _n or B _n to CPA or CPB	2.0				2.5		115
t _S (H)	Setup Time, HIGH or LOW	1.0				1.5		ns
t _S (L)	CEA or CEB to CPA or CPB	4.0				4.5		115
t _H (H)	Hold Time, HIGH or LOW	2.0				2.5		ns
t _H (L)	CEA or CEB to CPA or CPB	2.0				2.5		115
t _W (H)	Pulse Width, HIGH or LOW	3.0				3.5		ns
t _W (L)	CPA or CPB	3.0				3.5		115

