# $\pm 15 k V$ ESD-Protected, Fail-Safe, 20Mbps, Slew-RateLimited RS-485/RS-422 Transceivers in a SOT <br>  


#### Abstract

General Description The MAX3060E/MAX3061E/MAX3062E high-speed transceivers for RS-485/RS-422 communication contain one driver and one receiver. These devices feature failsafe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted. This means that the receiver output is a logic high if all transmitters on a terminated bus are disabled (high impedance). These devices also feature hot-swap circuitry that eliminates data glitches during hot insertion. The MAX3060E features slew-rate-limited drivers that minimize EMI and reduce reflections caused by improperly terminated cables, allowing error-free data transmission up to 115 kbps . The MAX3061E, also slewrate limited, transmits up to 500kbps. The MAX3062E driver is not slew-rate limited, allowing transmit speeds up to 20Mbps. All transmitter outputs are protected to $\pm 15 \mathrm{kV}$ using the Human Body Model. These transceivers typically draw $910 \mu \mathrm{~A}$ of supply current when unloaded, or $790 \mu \mathrm{~A}$ when fully loaded with the drivers disabled. All devices have a 1/8-unit-load receiver input impedance that allows up to 256 transceivers on the bus. These devices are intended for half-duplex communication.


## Applications

RS-422/RS-485 Communications
Level Translators
Transceivers for EMI-Sensitive Applications Industrial-Control Local-Area Networks

CHAXIAV

Features

- True Fail-Safe Receiver While Maintaining EIA/TIA-485 Compatibility
- Enhanced Slew-Rate Limiting Facilitates Error-Free Data Transmission (MAX3060E and MAX3061E)
- 1nA Low-Current Shutdown Mode
- Hot-Swappable for Telecom Applications
- ESD Protection: $\pm 15 k V$ Human Body Model
- Allow Up to 256 Transceivers on the Bus
- Space-Saving 8-Pin SOT23 Package

Ordering Information

| PART | TEMP RANGE | PIN- <br> PACKAGE | TOP <br> MARK |
| :---: | :---: | :--- | :---: |
| MAX3060EEKA-T | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SOT23-8 | AAKI |
| MAX3061EEKA-T | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SOT23-8 | AAKJ |
| MAX3062EEKA-T | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SOT23-8 | AAKK |

Selector Guide

| PART | DATA <br> RATE <br> (Mbps) | SLEW- <br> RATE <br> LIMITED | TRANSCEIVERS <br> ON BUS |
| :---: | :---: | :---: | :---: |
| MAX3060E | 0.115 | Yes | 256 |
| MAX3061E | 0.5 | Yes | 256 |
| MAX3062E | 20 | No | 256 |



# 土15kV ESD-Protected, Fail-Safe, 20Mbps, Slew-RateLimited RS-485/RS-422 Transceivers in a SOT 

ABSOLUTE MAXIMUM RATINGS<br>All Voltages with Respect to GND<br>Supply Voltage (Vcc) .+7 V<br>Input Voltage ( $\overline{\mathrm{RE}}, \mathrm{DE}, \mathrm{DI}) . . . . . . . . . . . . . . . . . . . . . . . . . .-0.3 \mathrm{~V}$ to ( $\mathrm{V} C \mathrm{CC}+0.3 \mathrm{~V}$ )<br>Driver Output/Receiver Input Voltage (A, B) .......-7.5V to +12.5 V<br>Receiver Output Voltage (RO).................... 0.3 V to ( $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ )<br>Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )<br>8 -Pin SOT23 (derate $8.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ).<br>$\qquad$<br>.714 mW

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS
$\left(\mathrm{V}_{C C}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{V}_{C C}=+5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 1, 2)


## 土15kV ESD－Protected，Fail－Safe，20Mbps，Slew－Rate－ Limited RS－485／RS－422 Transceivers in a SOT

DC ELECTRICAL CHARACTERISTICS（continued）
$\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$ ，unless otherwise noted．Typical values are at $\mathrm{V}_{C C}=+5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ．）（Notes 1，2）

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RECEIVER |  |  |  |  |  |  |  |
| Receiver Differential Threshold Voltage | $V_{\text {TH }}$ | $-7 \mathrm{~V} \leq \mathrm{VCM} \leq+12 \mathrm{~V}$ |  | －200 | －125 | －50 | mV |
| Receiver Input Hysteresis | $\Delta \mathrm{V}_{\text {TH }}$ |  |  |  | 25 |  | mV |
| Receiver Output High Voltage | $\mathrm{VOH}^{\text {O }}$ | $1 \mathrm{O}=-4 \mathrm{~mA}, \mathrm{~V}_{\text {ID }}=-50 \mathrm{mV}$ |  | VCC－1．5 |  |  | V |
| Receiver Output Low Voltage | VOL | $\mathrm{IO}=4 \mathrm{~mA}, \mathrm{~V}$ ID $=-200 \mathrm{mV}$ |  |  |  | 0.4 | V |
| Three－State Output Current at Receiver | Iozr | $\mathrm{OV} \leq \mathrm{VO}_{\mathrm{O}} \leq \mathrm{VCC}$ |  |  | 0.01 | $\pm 1$ | $\mu \mathrm{A}$ |
| Receiver Input Resistance | RIN | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+12 \mathrm{~V}$ |  | 96 |  |  | $\mathrm{k} \Omega$ |
| Receiver Output Short－Circuit Current | IOSR | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{RO}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | $\pm 8$ |  | $\pm 80$ | mA |
| SUPPLY CURRENT |  |  |  |  |  |  |  |
| Supply Current | ICC | No load，$\mathrm{DI}=\mathrm{GND} \text { or } \mathrm{V}_{\mathrm{CC}}$ | $\mathrm{DE}=\overline{\mathrm{RE}}=\mathrm{GND}$ |  | 790 | 1400 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{DE}=\overline{\mathrm{RE}}=\mathrm{V}_{C C}$ |  | 910 | 1500 |  |
| Supply Current in Shutdown Mode | ISHDN | $\mathrm{DE}=\mathrm{GND}, \overline{\mathrm{RE}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 0.001 | 1 | $\mu \mathrm{A}$ |

## $\pm 15 \mathrm{kV}$ ESD-Protected, Fail-Safe, 20Mbps, Slew-RateLimited RS-485/RS-422 Transceivers in a SOT

## SWITCHING CHARACTERISTICS-MAX3060E

$\left(\mathrm{V}_{C C}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 1, 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Driver Input to Output | tDPLH, tDPHL | Figures 3 and 5, RDIFF $=54 \Omega$, CDIFF $=50 \mathrm{pF}$ | 1.0 | 1.7 | 2.4 | $\mu \mathrm{s}$ |
| Driver Output Skew (tDPLH - tDPHL) | tDSKEW | Figures 3 and 5, RDIFF $=54 \Omega$, CDIFF $=50 \mathrm{pF}$ | -200 | -7 | +200 | ns |
| Driver Rise or Fall Time | tDR, tDF | Figures 3 and 5, RDIFF $=54 \Omega$, CDIFF $=50 \mathrm{pF}$ | 1.3 | 1.85 | 2.5 | $\mu \mathrm{s}$ |
| Maximum Data Rate | $f_{\text {max }}$ |  | 115 |  |  | kbps |
| Driver Enable to Output High | tDZH | Figures 4 and 6, CL $=100 \mathrm{pF}$, S2 closed |  | 0.6 | 1.5 | $\mu \mathrm{s}$ |
| Driver Enable to Output Low | tDZL | Figures 4 and 6, CL $=100 \mathrm{pF}$, S1 closed |  | 0.5 | 1.5 | $\mu \mathrm{s}$ |
| Driver Disable Time from Low | tDLZ | Figures 4 and 6, CL $=15 \mathrm{pF}$, S1 closed |  | 60 | 200 | ns |
| Driver Disable Time from High | tDHz | Figures 4 and 6, CL $=15 \mathrm{pF}$, S2 closed |  | 85 | 200 | ns |
| Receiver Input to Output | $\begin{aligned} & \text { tRPLH, } \\ & \text { tRPHL } \end{aligned}$ | Figures 7 and 9 ; $\left\|\mathrm{V}_{\mathrm{ID}}\right\| \geq 2.0 \mathrm{~V}$; rise and fall time of $\mathrm{V}_{\mathrm{ID}} \leq 4 \mathrm{~ns}, \mathrm{CL}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 47 | 80 | ns |
| Differential Receiver Skew (tRPLH - tRPHL) | tRSKD | Figures 7 and 9 ; $\left\|V_{\text {ID }}\right\| \geq 2.0 \mathrm{~V}$; rise and fall time of $\mathrm{V}_{\mathrm{ID}} \leq 4 \mathrm{~ns}, \mathrm{CL}_{\mathrm{L}}=15 \mathrm{pF}$ | -10 | -3 | +10 | ns |
| Receiver Enable to Output Low | tRZL | Figures 2 and 8, CL $=15 \mathrm{pF}$, S1 closed |  |  | 50 | ns |
| Receiver Enable to Output High | trZH | Figures 2 and 8, CL $=15 \mathrm{pF}$, S2 closed |  |  | 50 | ns |
| Receiver Disable Time from Low | trLZ | Figures 2 and 8, CL = 15pF, S1 closed |  |  | 50 | ns |
| Receiver Disable Time from High | trHz | Figures 2 and 8, CL = 15pF, S2 closed |  |  | 50 | ns |
| Time to Shutdown | tSHDN | (Note 6) | 50 | 180 | 600 | ns |
| Driver Enable from Shutdown to Output High | tDZH(SHDN) | Figures 4 and 6, CL = 100pF, S2 closed |  |  | 2 | $\mu \mathrm{s}$ |
| Driver Enable from Shutdown to Output Low | tDZL(SHDN) | Figures 4 and 6, CL $=100 \mathrm{pF}$, S1 closed |  |  | 2 | $\mu \mathrm{S}$ |
| Receiver Enable from Shutdown to Output High | tRZH(SHDN) | Figures 2 and 8, CL = 15pF, S2 closed |  |  | 1.5 | $\mu \mathrm{s}$ |
| Receiver Enable from Shutdown to Output Low | tRZL(SHDN) | Figures 2 and 8, CL = 15pF, S1 closed |  |  | 1.5 | $\mu \mathrm{s}$ |

## $\pm 15 k V$ ESD-Protected, Fail-Safe, 20Mbps, Slew-RateLimited RS-485/RS-422 Transceivers in a SOT

## SWITCHING CHARACTERISTICS—MAX3061E

$\left(\mathrm{V}_{C C}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 1, 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Driver Input to Output | tDPLH, <br> tDPHL | Figures 3 and 5 , RDIFF $=54 \Omega$, CDIFF $=50 \mathrm{pF}$ | 250 | 470 | 800 | ns |
| Driver Output Skew (tDPLH - tDPHL) | tDSKEW | Figures 3 and 5 , RDIFF $=54 \Omega$, CDIFF $=50 \mathrm{pF}$ | -100 | -4 | +100 | ns |
| Driver Rise or Fall Time | tDR, tDF | Figures 3 and 5 , RDIFF $=54 \Omega$, CDIFF $=50 \mathrm{pF}$ | 200 | 530 | 750 | ns |
| Maximum Data Rate | $f_{\text {max }}$ |  | 500 |  |  | kbps |
| Driver Enable to Output High | tDZH | Figures 4 and 6, $C_{L}=100 \mathrm{pF}$, S2 closed |  | 330 | 1000 | ns |
| Driver Enable to Output Low | tDZL | Figures 4 and 6, CL $=100 \mathrm{pF}$, S1 closed |  | 200 | 1000 | ns |
| Driver Disable Time from Low | tDLZ | Figures 4 and 6, CL = 15pF, S1 closed |  | 60 | 200 | ns |
| Driver Disable Time from High | tDHZ | Figures 4 and 6, CL $=15 \mathrm{pF}$, S2 closed |  | 80 | 200 | ns |
| Receiver Input to Output | trpLH, <br> tRPHL | Figures 7 and $9 ;\left\|V_{I D}\right\| \geq 2.0 \mathrm{~V}$; rise and fall time of $\mathrm{V}_{\mathrm{ID}} \leq 4 \mathrm{~ns}, \mathrm{CL}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 47 | 80 | ns |
| Differential Receiver Skew $\text { ( } \mathrm{t}_{\mathrm{RPLH}} \text { - tRPHL) }$ | tRSKD | Figures 7 and 9 ; $\left\|\vee_{\text {ID }}\right\| \geq 2.0 \mathrm{~V}$; rise and fall time of $V_{I D} \leq 4 n s, C_{L}=15 \mathrm{pF}$ | -10 | -3 | +10 | ns |
| Receiver Enable to Output Low | tRZL | Figures 2 and 8, CL $=15 \mathrm{pF}$, S1 closed |  |  | 50 | ns |
| Receiver Enable to Output High | trzH | Figures 2 and 8, $C_{L}=15 \mathrm{pF}$, S2 closed |  |  | 50 | ns |
| Receiver Disable Time from Low | tRLZ | Figures 2 and 8, CL $=15 \mathrm{pF}$, S1 closed |  |  | 50 | ns |
| Receiver Disable Time from High | trhz | Figures 2 and 8, CL $=15 \mathrm{pF}$, S2 closed |  |  | 50 | ns |
| Time to Shutdown | tshDN | (Note 6) | 50 | 180 | 600 | ns |
| Driver Enable from Shutdown to Output High | tDZH(SHDN | Figures 4 and 6, CL = 100pF, S2 closed |  |  | 1.5 | $\mu \mathrm{s}$ |
| Driver Enable from Shutdown to Output Low | tDZL(SHDN) | Figures 4 and 6, CL = 100pF, S1 closed |  |  | 1.5 | $\mu \mathrm{s}$ |
| Receiver Enable from Shutdown to Output High | tRZH(SHDN) | Figures 2 and 8, CL = 15pF, S2 closed |  |  | 1.5 | $\mu \mathrm{s}$ |
| Receiver Enable from Shutdown to Output Low | trZL(SHDN) | Figures 2 and 8, CL = 15pF, S1 closed |  |  | 1.5 | $\mu \mathrm{s}$ |

# $\pm 15 \mathrm{kV}$ ESD-Protected, Fail-Safe, 20Mbps, Slew-RateLimited RS-485/RS-422 Transceivers in a SOT 

## SWITCHING CHARACTERISTICS—MAX3062E

$\left(\mathrm{V}_{C C}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 1, 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Driver Input to Output | tDPLH, <br> tDPHL | Figures 3 and 5 , RDIFF $=54 \Omega$, CDIFF $=50 \mathrm{pF}$ |  | 20 | 30 | ns |
| Driver Output Skew (tDPLH - tDPHL) | tDSKEW | Figures 3 and 5 , RDIFF $=54 \Omega$, CDIFF $=50 \mathrm{pF}$ | -10 | +1 | +10 | ns |
| Driver Rise or Fall Time | tDR, tDF | Figures 3 and 5, RDIFF $=54 \Omega$, CDIFF $=50 \mathrm{pF}$ |  | 8 | 15 | ns |
| Maximum Data Rate | $\mathrm{fm}_{\text {M }}$ |  | 20 |  |  | Mbps |
| Driver Enable to Output High | tDZH | Figures 4 and 6, CL $=100 \mathrm{pF}$, S2 closed |  | 250 | 500 | ns |
| Driver Enable to Output Low | tDZL | Figures 4 and 6, CL $=100 \mathrm{pF}$, S1 closed |  | 250 | 500 | ns |
| Driver Disable Time from Low | tDLZ | Figures 4 and 6, CL $=15 \mathrm{pF}$, S1 closed |  | 100 | 200 | ns |
| Driver Disable Time from High | tDHz | Figures 4 and 6, CL $=15 \mathrm{pF}$, S2 closed |  | 100 | 200 | ns |
| Receiver Input to Output | $\begin{aligned} & \text { tRPLH, } \\ & \text { tRPHL } \end{aligned}$ | Figures 7 and 9 ; $\left\|\mathrm{V}_{\mathrm{ID}}\right\| \geq 2.0 \mathrm{~V}$; rise and fall time of $\mathrm{V}_{\mathrm{ID}} \leq 4 \mathrm{~ns}, \mathrm{CL}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 45 | 80 | ns |
| Differential Receiver Skew (tRPLH - tRPHL) | tRSKD | Figures 7 and 9 ; $\left\|V_{\text {ID }}\right\| \geq 2.0 \mathrm{~V}$; rise and fall time of $\mathrm{V}_{\mathrm{ID}} \leq 4 \mathrm{~ns}, \mathrm{CL}_{\mathrm{L}}=15 \mathrm{pF}$ | -10 | -4 | +10 | ns |
| Receiver Enable to Output Low | tRZL | Figures 2 and 8, CL $=15 \mathrm{pF}$, S1 closed |  |  | 50 | ns |
| Receiver Enable to Output High | trZH | Figures 2 and 8, CL $=15 \mathrm{pF}$, S2 closed |  |  | 50 | ns |
| Receiver Disable Time from Low | tRLZ | Figures 2 and 8, CL $=15 \mathrm{pF}$, S1 closed |  |  | 50 | ns |
| Receiver Disable Time from High | trHz | Figures 2 and 8, CL $=15 \mathrm{pF}$, S2 closed |  |  | 50 | ns |
| Time to Shutdown | tSHDN | (Note 6) | 50 | 180 | 600 | ns |
| Driver Enable from Shutdown to Output High | tDZH(SHDN) | Figures 4 and 6, CL = 100pF, S2 closed |  |  | 100 | ns |
| Driver Enable from Shutdown to Output Low | tDZL(SHDN) | Figures 4 and 6, CL = 100pF, S1 closed |  |  | 100 | ns |
| Receiver Enable from Shutdown to Output High | tRZH(SHDN) | Figures 2 and 8, CL = 15pF, S2 closed |  |  | 1.5 | $\mu \mathrm{s}$ |
| Receiver Enable from Shutdown to Output Low | trZL(SHDN) | Figures 2 and 8, CL = 15pF, S1 closed |  |  | 1.5 | $\mu \mathrm{s}$ |

Note 1: Overtemperature limits are guaranteed by design and are not production tested. Devices are tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
Note 2: All currents into the device are positive; all currents out of the device are negative. All voltages are referred to device ground, unless otherwise noted.
Note 3: $\Delta \mathrm{V}_{\mathrm{OD}}$ and $\Delta \mathrm{V}_{\mathrm{OC}}$ are the changes in $\mathrm{V}_{\mathrm{OD}}$ and $\mathrm{V}_{\mathrm{OC}}$, respectively, when the DI input changes state.
Note 4: This input current level is for the hot-swap enable (DE, $\overline{R E}$ ) inputs and is present until the first transition only. After the first transition, the input reverts to a standard high-impedance CMOS input with input current lin1. For the first $10 \mu \mathrm{~s}$, the input current can be as high as 1 mA . During this period the input is disabled.
Note 5: Maximum current level applies to peak current just prior to foldback-current limiting; minimum current level applies during current limiting
Note 6: The device is put into shutdown by bringing $\overline{\mathrm{RE}}$ high and DE low. If the enable inputs are in this state for less than 50 ns , the device is guaranteed not to enter shutdown. If the enable inputs are in this state for at least 600 ns , the device is guaranteed to have entered shutdown.

## $\pm 15 k V$ ESD-Protected, Fail-Safe, 20Mbps, Slew-RateLimited RS-485/RS-422 Transceivers in a SOT



Figure 1. Driver DC Test Load


Figure 2. Receiver Enable/Disable Timing Test Load


Figure 4. Driver Enable/Disable Timing Test Load


Figure 6. Driver Enable and Disable Times

Figure 5. Driver Propagation Delays


## 土15kV ESD-Protected, Fail-Safe, 20Mbps, Slew-RateLimited RS-485/RS-422 Transceivers in a SOT



Figure 7. Receiver Propagation Delays


Figure 8. Receiver Enable and Disable Times


Figure 9. Receiver Propagation Delay Test Circuit

## Typical Operating Characteristics

$\left(\mathrm{VCC}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


## $\pm 15 k V$ ESD-Protected, Fail-Safe, 20Mbps, Slew-RateLimited RS-485/RS-422 Transceivers in a SOT

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)



dRIVER PROPAGATION DELAY (MAX3061E) vs. TEMPERATURE


RECEIVER OUTPUT LOW VOLTAGE vs. TEMPERATURE


RECEIVER PROPAGATION DELAY (MAX3062E) vs. TEMPERATURE


DRIVER PROPAGATION DELAY (MAX3062E) vs. TEMPERATURE


RECEIVER OUTPUT HIGH VOLTAGE vs. TEMPERATURE


DRIVER PROPAGATION DELAY (MAX3060E) vs. TEMPERATURE

dRiver differential output voltage
vs. TEMPERATURE


## 土15kV ESD-Protected, Fail-Safe, 20Mbps, Slew-RateLimited RS-485/RS-422 Transceivers in a SOT

$\qquad$
$\left(\mathrm{V} C \mathrm{C}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


RECEIVER PROPAGATION DELAY (MAX3060E/MAX3061E)


20ns/div

DRIVER PROPAGATION DELAY (MAX3060E)

$2 \mu \mathrm{~s} / \mathrm{div}$


RECEIVER PROPAGATION DELAY
(MAX3062E)


20ns/div

DRIVER PROPAGATION DELAY
(MAX3061E)


10ns/div

DRIVER OUTPUT CURRENT vs. OUTPUT HIGH VOLTAGE


DRIVER PROPAGATION DELAY (MAX3061E)


DRIVER PROPAGATION DELAY


20ns/div

# $\pm 15 k V$ ESD－Protected，Fail－Safe，20Mbps，Slew－Rate－ Limited RS－485／RS－422 Transceivers in a SOT 

| PIN | NAME | $\quad$ FUNCTION |
| :---: | :---: | :--- |
| 1 | RO | Receiver Output．When $\overline{R E}$ is low and when $A-B \geq-50 \mathrm{mV}$ ，RO is high；if A－B $\leq-200 \mathrm{mV}$ ，RO is low．RO <br> is high impedance when $\overline{\mathrm{RE}}$ is high． |
| 2 | $\overline{\mathrm{RE}}$ | Receiver Output Enable．Drive $\overline{\mathrm{RE}}$ low to enable RO；RO is high impedance when $\overline{\mathrm{RE}}$ is high．Drive $\overline{\mathrm{RE}}$ <br> high and DE low to enter low－power shutdown mode．$\overline{\mathrm{RE}}$ is a hot－swap input and reverts to a standard <br> CMOS input after the first low transition． |
| 3 | DE | Driver Output Enable．Drive DE high to enable driver outputs．Driver outputs are high impedance when <br> DE is low．Drive $\overline{\mathrm{RE}}$ high and DE low to enter low－power shutdown mode．DE is a hot－swap input and <br> reverts to a standard CMOS input after the first high transition． |
| 4 | DI | Driver Input．With DE high，a low on DI forces the noninverting output low and the inverting output high． <br> Similarly，a high on DI forces the noninverting output high and the inverting output low． |
| 5 | GND | Ground |
| 6 | A | Noninverting Receiver Input and Noninverting Driver Output |
| 7 | B | Inverting Receiver Input and Inverting Driver Output |
| 8 | VCC | Positive Supply．Bypass with a 0．1 $\mu \mathrm{F}$ capacitor to GND． |

## Detailed Description

The MAX3060E／MAX3061E／MAX3062E high－speed trans－ ceivers for RS－485／RS－422 communication contain one driver and one receiver．These devices feature fail－safe circuitry，which guarantees a logic－high receiver output when the receiver inputs are open or shorted，or when they are connected to a terminated transmission line with all drivers disabled（see the Fail Safe section）．All devices have a hot－swap input structure that prevents distur－ bances on the differential signal lines when a circuit board is plugged into a hot backplane（see the Hot－Swap Capability section）．The MAX3060E features a reduced slew－rate driver that minimizes EMI and reduces reflec－ tions caused by improperly terminated cables，allowing error－free data transmission up to 115 kbps （see the Reduced EMI and Reflections section）．The MAX3061E is also slew－rate limited，transmitting up to 500 kbps ．The MAX3062E driver is not slew－rate limited，allowing trans－ mit speeds up to 20Mbps．The MAX3060E／MAX3061E／ MAX3062E are half－duplex transceivers．
All of these parts operate from a single +5 V supply． Drivers are output short－circuit current limited．Thermal－ shutdown circuitry protects drivers against excessive power dissipation．When activated，the thermal－shut－ down circuitry places the driver outputs into a high－ impedance state．

Receiver Input Filtering The receivers of the MAX3060E and MAX3061E incorpo－ rate input filtering in addition to input hysteresis．This fil－ tering enhances noise immunity with differential signals that have very slow rise and fall times．Receiver propa－ gation delay increases by 2 ns due to this filtering．

Fail－Safe
The MAX3060E family of devices guarantee a logic－high receiver output when the receiver inputs are shorted or open，or when they are connected to a terminated trans－ mission line with all drivers disabled．This is done by set－ ting the receiver threshold between -50 mV and -200 mV ．If the differential receiver input voltage（ $\mathrm{A}-\mathrm{B}$ ）is greater than or equal to $-50 \mathrm{mV}, \mathrm{RO}$ is logic high．If $A-B$ is less than or equal to -200 mV ，RO is logic low．In the case of a terminated bus with all transmitters dis－ abled，the receiver＇s differential input voltage is pulled to OV by the termination．In the case of an unterminated bus with all transmitters disabled，the receiver＇s differential input voltage is pulled to 0 V by the receiver＇s input resis－ tors．With the receiver thresholds of the MAX3060E fami－ ly，this results in a logic high output with a 50 mV minimum input noise margin．Unlike previous fail－safe devices，the -50 mV to -200 mV threshold complies with the $\pm 200 \mathrm{mV}$ EIA／TIA－485 standard．

# 土15kV ESD-Protected, Fail-Safe, 20Mbps, Slew-RateLimited RS-485/RS-422 Transceivers in a SOT 

## Table 1. Transmitter Functional Table

| TRANSMITTING |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  | OUTPUTS |  |
| $\overline{\mathrm{RE}}$ | DE | DI | B | A |
| X | 1 | 1 | 0 | 1 |
| $X$ | 1 | 0 | 1 | 0 |
| 0 | 0 | $X$ | High- $Z$ | High-Z |
| 1 | 0 | $X$ | Shutdown $^{*}$ |  |

$X=$ Don't care.
*Shutdown mode, driver and receiver outputs are high impedance.

Hot-Swap Capability

## Hot-Swap Input

When circuit boards are inserted into a hot or powered backplane, differential disturbances to the data bus can lead to data errors. Upon initial circuit board insertion, the data communication processor undergoes its own powerup sequence. During this period, the processor's logicoutput drivers are high impedance and are unable to drive the DE and $\overline{\mathrm{RE}}$ inputs of the MAX306_E to a defined logic level. Leakage currents up to $\pm 10 \mu \mathrm{~A}$ from the highimpedance state of the processor's logic drivers could cause standard CMOS enable inputs of a transceiver to drift to an incorrect logic level. Additionally, parasitic circuit board capacitance could cause coupling of Vcc or GND to the enable inputs. Without the hot-swap capability, these factors could improperly enable the transceiver's driver or receiver.
When VCC rises, an internal pulldown circuit holds DE low for at least 10 us and until the current into DE exceeds $200 \mu \mathrm{~A}$. After the initial positive transition, the pulldown circuit becomes transparent, resetting the hot-swap tolerable input.

Hot-Swap Input Circuitry
These devices' enable inputs feature hot-swap capability. At the input there are two NMOS devices, M1 and M2 (Figure 10). When VCC ramps from zero, an internal 10 1 s timer turns on M2 and sets the SR latch, which also turns on M1. Transistors M2, a $300 \mu \mathrm{~A}$ current sink, and M1, a $30 \mu \mathrm{~A}$ current sink, pull DE to GND through an $8 \mathrm{k} \Omega$ resistor. M2 is designed to pull DE to the disabled state against an external parasitic capacitance up to 100pF that can drive DE high. After 10 1 s, the timer deactivates M2 while M1 remains on, holding DE low against threestate leakages that can drive DE high. M1 remains on

Table 2. Receiver Functional Table

| RECEIVING |  |  |  |
| :---: | :---: | :---: | :---: |
| INPUTS |  |  |  |
| $\overline{\mathrm{RE}}$ | DE | $\mathrm{A}-\mathrm{B}$ | OUTPUT |
| 0 | X | $\geq-0.05 \mathrm{~V}$ | 1 |
| 0 | X | $\leq-0.2 \mathrm{~V}$ | 0 |
| 0 | X | Open/shorted | 1 |
| 1 | 1 | X | High- Z |
| 1 | 0 | X | Shutdown |

until an external source overcomes the required input current. At this time, the SR latch resets and M1 turns off. When M1 turns off, DE reverts to a standard, highimpedance CMOS input. Whenever VCC drops below 1 V , the hot-swap input is reset.
For $\overline{\mathrm{RE}}$, there is a complementary circuit employing two PMOS devices pulling RE to $\mathrm{V}_{\mathrm{CC}}$.


Figure 10. Simplified Structure of the Driver Enable Input (DE)

# $\pm 15 k V$ ESD-Protected, Fail-Safe, 20Mbps, Slew-RateLimited RS-485/RS-422 Transceivers in a SOT 

Hot-Swap Line Transient
The circuit of Figure 11 shows a typical offset termination used to guarantee a greater than 200 mV offset when a line is not driven (the 50pF represents the minimum parasitic capacitance that would exist in a typical application). During a hot-swap event when the driver is connected to the line and is powered up, the driver must not cause the differential signal to drop below 200 mV . Figures 12, 13, and 14 show the results of the MAX3060E during power-up for three different VCC ramp rates ( $0.1 \mathrm{~V} / \mu \mathrm{s}, 1 \mathrm{~V} / \mu \mathrm{s}$, and $10 \mathrm{~V} / \mu \mathrm{s}$ ). The photos show the VCC ramp, the single-ended signal on each side of the $100 \Omega$ termination, as well as the differential signal across the termination.

## 土15kV ESD Protection

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against ESD encountered during handling and assembly. The MAX3060E family's receiver inputs/driver outputs (A, B) have extra protection against static electricity found in normal operation. Maxim's engineers developed state-of-the-art structures to protect these pins against $\pm 15 \mathrm{kV}$ ESD without damage. After an ESD event, the devices continue working without latchup.
ESD protection can be tested in several ways. The receiver inputs are characterized for protection to the following:

- $\pm 15 \mathrm{kV}$ using the Human Body Model
- $\pm 7 \mathrm{kV}$ using the Contact Discharge method specified in IEC 1000-4-2 (formerly IEC 801-2)
- $\pm 7 \mathrm{kV}$ using the Air-Gap Discharge method specified in IEC 1000-4-2 (formerly IEC 801-2)


Figure 11. Typical Offset Termination


Figure 12. Differential Power-Up Glitch (0.1V/ $\mu \mathrm{s}$ )


Figure 13. Differential Power-Up Glitch (1V/ $/ \mu s$ )


Figure 14. Differential Power-Up Glitch (10V/us)

# 土15kV ESD-Protected, Fail-Safe, 20Mbps, Slew-RateLimited RS-485/RS-422 Transceivers in a SOT 

ESD Test Conditions
ESD performance depends on a number of conditions. Contact Maxim for a reliability report that documents test setup, methodology, and results.

## Human Body Model

Figure 15a shows the Human Body Model, and Figure 15b shows the current waveform it generates when discharged into a low impedance. This model consists of a 100 pF capacitor charged to the ESD voltage of interest, which is then discharged into the device through a $1.5 \mathrm{k} \Omega$ resistor.

IEC 1000-4-2
The IEC 1000-4-2 standard covers ESD testing and performance of finished equipment; it does not specifically refer to integrated circuits.
The main difference between tests done using the Human Body Model and IEC 1000-4-2 is higher peak current in IEC 1000-4-2. Because series resistance is lower in the IEC 1000-4-2 ESD test model (Figure 16), the ESD withstand voltage measured to this standard is generally lower than that measured using the Human Body Model. The Air-Gap test involves approaching the device with a charged probe. The Contact Discharge method connects the probe to the device before the probe is energized.

Machine Model The Machine Model for ESD testing uses a 200pF storage capacitor and zero-discharge resistance. It mimics the stress caused by handling during manufacturing and assembly. All pins (not just RS-485 inputs) require this protection during manufacturing. Therefore, the Machine Model is less relevant to the I/O ports than are the Human Body Model and IEC 1000-4-2.

## Applications Information

256 Transceivers on the Bus
The standard RS-485 receiver input impedance is $12 \mathrm{k} \Omega$ (one-unit load), and the standard driver can drive up to 32-unit loads. The MAX3060E family of transceivers have a $1 / 8$-unit-load receiver input impedance ( $96 \mathrm{k} \Omega$ ), allowing up to 256 transceivers to be connected in parallel on one communication line. Any combination of these devices and/or other RS-485 transceivers with a total of 32 unit loads or less can be connected to the line.

Reduced EMI and Reflections
The MAX3060E and MAX3061E are slew-rate limited, minimizing EMI and reducing reflections caused by improperly terminated cables. Figure 17 shows the driver output waveform and its Fourier analysis of a 25 kHz


Figure 15a. Human Body ESD Test Model


Figure 15b. Human Body Current Waveform


Figure 16. IEC 1000-4-2 ESD Test Model
signal transmitted by a MAX3062E. High-frequency harmonic components with large amplitudes are evident. Figure 18 shows the same signal displayed for a MAX3061E transmitting under the same conditions.

# $\pm 15 k V$ ESD－Protected，Fail－Safe，20Mbps，Slew－Rate－ Limited RS－485／RS－422 Transceivers in a SOT 

Figure 18＇s high－frequency harmonic components are much lower in amplitude，compared with Figure 17＇s， and the potential for EMI is significantly reduced．Figure 19 shows the same signal displayed for a MAX3060E transmitting under the same conditions．Figure 19＇s high－frequency harmonic components are even lower．
In general，a transmitter＇s rise time relates directly to the length of an unterminated stub，which can be driven with only minor waveform reflections．The following equation expresses this relationship conservatively：

$$
\text { Length }=\text { tRISE } /(10 \times 1.5 \mathrm{~ns} / \mathrm{ft})
$$

where tRISE is the transmitter＇s rise time．
For example，the MAX3060E＇s rise time is typically 1850ns，which results in excellent waveforms with a stub length up to 123 ft ．A system can work well with longer unterminated stubs，even with severe reflections，if the waveform settles out before the UART samples them．

## Low－Power Shutdown Mode

Low－power shutdown mode is initiated by bringing both $\overline{R E}$ high and DE low．In shutdown，the devices typically draw only 1 nA of supply current．
$\overline{R E}$ and DE can be driven simultaneously．The parts are guaranteed not to enter shutdown if $\overline{\mathrm{RE}}$ is high and $D E$ is low for less than 50ns．If the inputs are in this state for at least 600ns，the parts are guaranteed to enter shutdown．
Enable times t＿ZH and t＿ZL in the Switching Char－ acteristics tables assume the part was not in a low－ power shutdown state．Enable times t＿ZH（SHDN）and t＿ZL（SHDN）assume the parts were shut down．It takes drivers and receivers longer to become enabled from low－power shutdown mode（t＿ZH（SHDN），t＿ZL（SHDN）） than from driver／receiver－disable mode（ t ＿ZH， t ＿ZL）．

## Driver Output Protection

Two mechanisms prevent excessive output current and power dissipation caused by faults or by bus con－ tention．The first，a foldback current limit on the output stage，provides protection after a $20 \mu$ s delay against short circuits over the whole common－mode voltage range（see Typical Operating Characteristics）．The sec－ ond，a thermal shutdown circuit，forces the driver out－ puts into a high－impedance state if the die temperature becomes excessive．


Figure 17．Driver Output Waveform and FFT Plot of MAX3062E Transmitting a 25 kHz Signal


Figure 18．Driver Output Waveform and FFT Plot of MAX3061E

Transmitting a 25 kHz Signal


Figure 19．Driver Output Waveform and FFT Plot of MAX3060E Transmitting a 25 kHz Signal

## 土15kV ESD-Protected, Fail-Safe, 20Mbps, Slew-RateLimited RS-485/RS-422 Transceivers in a SOT



Figure 20. Typical Half-Duplex RS-485 Network

Typical Applications
The MAX3060E family of transceivers are designed for bidirectional data communications on multipoint bus transmission lines. Figure 20 shows a typical network application circuit.
To minimize reflections, the line should be terminated at both ends in its characteristic impedance, and stub lengths off the main line should be kept as short as possible. The slew-rate-limited MAX3060E and MAX3061E are more tolerant of imperfect termination.

Chip Information
TRANSISTOR COUNT: 669
PROCESS: CMOS

## $\pm 15 k V$ ESD-Protected, Fail-Safe, 20Mbps, Slew-RateLimited RS-485/RS-422 Transceivers in a SOT

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


## MAX3060E

## Part Number Table

## Notes: <br> 1. See the MAX3060E QuickView Data Sheet for further information on this product family or download the MAX3060E full data sheet (PDF, 504kB) <br> 2. Other options and links for purchasing parts are listed at: http://www.maxim-ic.com/sales. <br> 3. Didn't Find What You Need? Ask our applications engineers. Expert assistance in finding parts, usually within one business day. <br> 4. Part number suffixes: T or T\&R = tape and reel; + = RoHS/lead-free; \# = RoHS/lead-exempt. More: See full data sheet or Part Naming Conventions <br> 5. * Some packages have variations, listed on the drawing. "PkgCode/Variation" tells which variation the product uses.

| Part Number | Free Sample | Buy <br> Direct | Package: TYPE PINS SIZE DRAWING CODE/VAR * | Temp | RoHS/Lead-Free? Materials Analysis |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MAX3060EEKA\#TG16 |  |  | SOT-23;8 pin; <br> Dwg: 21-0078F (PDF) <br> Use pkgcode/variation: K8FH-4* | -40 C to +85C | RoHS/Lead-Free: Yes Materials Analysis |
| MAX3060EEKA\#G16 |  |  | SOT-23;8 pin; <br> Dwg: 21-0078F (PDF) <br> Use pkgcode/variation: K8FH-4* | -40 C to +85 C | RoHS/Lead-Free: Yes Materials Analysis |
| MAX3060EEKA |  |  | SOT-23;8 pin; <br> Dwg: 21-0078F (PDF) <br> Use pkgcode/variation: K8F-4* | -40C to +85 C | RoHS/Lead-Free: No Materials Analysis |
| MAX3060EEKA-T |  |  | SOT-23;8 pin; <br> Dwg: 21-0078F (PDF) <br> Use pkgcode/variation: K8F-4* | -40C to +85 C | RoHS/Lead-Free: No Materials Analysis |

Didn't Find What You Need?

