## 12-Bit 20 MSPS Monolithic A/D Converter

## FEATURES

## Monolithic

12-Bit 20 MSPS A/D Converter Low Power Dissipation: 1.4 Watts
On-Chip T/H and Reference
High Spurious-Free Dynamic Range
TTL Logic
APPLICATIONS
Radar Receivers
Digital Communications
Digital Instrumentation


The AD 9022 is-2 high speed, hish pexformanke, monolithic $12 \sqrt{ }$ bit analog-to digital converter. All hecsssary functions, incluading track-and-hold ( $\mathrm{T} / \mathrm{H}$ ) and referende, are ncluded on chip to provide a complete conversiomsturion. In is acomp2nion unit to the AD9023; the primary difference between the twe is that all logic for the AD9022 is TTL compatible, while the AD0023 utilizes ECL logic for digital inputs and outputs. Pinouts for the two parts are nearly identical.
Operating from +5 V and -5.2 V supplies, the AD9022 provides excellent dynamic performance. Sampling at 20 Msps with $\mathrm{A}_{\mathrm{IN}}=1 \mathrm{MHz}$, the spurious-free dynamic range (SFDR) is typically 76 dB ; with $\mathrm{A}_{\mathrm{IN}}=9.6 \mathrm{MHz}, \mathrm{SFDR}$ is 74 dB . SNR is typically 65 dB .
The on-board $\mathrm{T} / \mathrm{H}$ has a 110 MHz bandwidth and, more importantly, is designed to provide excellent dynamic performance for analog input frequencies above Nyquist. This feature is necessary in many under-sampling signal processing applications, such as in direct IF-to-digital conversion.
To maintain dynamic performance at higher IFs, monolithic RF track-and-holds (such as the AD9100 and AD9101 Samplifier ${ }^{\mathrm{TM}}$ ) can be used with the AD9022 to process signals up to and beyond 70 MHz .

Samplifier is a trademark of Analog Devices, Inc.

REV. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAM


With DNL typically less than 0.5 LSB and 20 ns transient response setting time, the AD9022 provides excellent results when low-frequency analog inputs must be oversampled (such as CCD digifization. Fhe futh scale analog input is $\pm 1 \mathrm{~V}$ with a $300 \Omega$ ipputimpedance. The analog imputcan be driven directly from the signal sourqe, or can be buffeeled by the AD96xx series oflow/noipe, low distortion puffer amplifiers. Arl tioning is internal to the ADP022; the clocksignal initiates the conversioncyle. For 申est results, the oneede cof mmand should contain as little jitler as possib/e. Hiigh speed layout practices must be followed to ensure optimum ATB performance.
The AD9022 is built on a trench isolated bipotares rocess and utilizes an innovative multipass architecture (see the block diagram). The unit is packaged in 28 -pin ceramic DIPs and gullwing surface mount packages. The AD9022 is specified to operate over the industrial $\left(-25^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ and military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ temperature ranges.

## AD9022-SPECIFICATIONS <br> 



| Parameter (Conditions) | Temp | Test <br> Level | AD9022AQ/AZ Min Typ Max |  | AD9022BQ/BZ |  | AD9022SQ/SZ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Typ Max | Min | Typ | Max |  |
| Two-Tone Intermodulation Distortion Rejection ${ }^{3}$ | $+25^{\circ} \mathrm{C}$ | V |  | 74 |  | 74 |  | 74 |  | dBc |
| DIGITAL OUTPUTS ${ }^{1}$ <br> Logic Compatibility Logic "1" Voltage Logic "0" Voltage Output Coding | $\begin{aligned} & \text { Full } \\ & \text { Full } \end{aligned}$ | $\begin{aligned} & \text { VI } \\ & \text { VI } \end{aligned}$ | 2.4 <br> Offset | TTL | 2.4 <br> Offse | TTL | 2.4 <br> Offse | TTL <br> et Binar | $\begin{aligned} & 0.5 \\ & \text { ry } \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| POWER SUPPLY <br> $+\mathrm{V}_{\text {S }}$ Supply Voltage <br> $+\mathrm{V}_{\text {S }}$ Supply Current <br> - $\mathrm{V}_{\mathrm{S}}$ Supply Voltage <br> - V ${ }_{\text {S }}$ Supply Current <br> Power Dissipation <br> Power Supply <br> Rejection Ratio (PSRR) ${ }^{4}$ | Full <br> Full <br> Full <br> Full <br> Full <br> Full | $\begin{aligned} & \text { VI } \\ & \text { VI } \\ & \text { VI } \\ & \text { VI } \\ & \text { VI } \\ & \\ & \text { V } \end{aligned}$ | $\begin{gathered} 4.75 \\ -5.45 \end{gathered}$ | 5.0 5.25 <br> 100 120 <br> -5.2 -4.95 <br> 180 220 <br> 1.4 1.9 <br>   <br> 32  | $\begin{gathered} 4.75 \\ -5.45 \end{gathered}$ | 5.0 5.25 <br> 100 120 <br> -5.2 -4.95 <br> 180 220 <br> 1.4 1.9 <br>   <br> 32  | $\begin{gathered} 4.75 \\ -5.45 \end{gathered}$ | $\begin{gathered} 5.0 \\ 100 \\ -5.2 \\ 180 \\ 1.4 \\ \\ 32 \end{gathered}$ | $\begin{aligned} & 5.25 \\ & 120 \\ & -4.95 \\ & 220 \\ & 1.9 \end{aligned}$ | mA <br> mA <br> mA <br> mA <br> W <br> mV/V |

AD9022 lo ad is single LS latch.
${ }^{2}$ RMS signal-to-rms norse with analos inpursignal 1 dB below full scale at specified frequency. Tested at $55 \%$ duty cycle.
3 nterpodplationeasy ed ith nalog input frequencies of 8.9 MHz and 9.8 MHz at 7 dB below full scale.
PSRR is ensitivity of offsel err (r to oower syppl) variationsithin the $5 \%$ limits shown.


AD9022 Timing Diagram

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| + $\mathrm{V}_{\text {s }}$ | $+6 \mathrm{~V}$ |
| :---: | :---: |
| - $\mathrm{V}_{\text {S }}$ | -6 V |
| Analog Input | $-\mathrm{V}_{\text {s }}$ to $+\mathrm{V}_{\text {S }}$ |
| Digital Inputs | +V $\mathrm{V}_{\mathrm{s}}$ to 0 V |
| Digital Output Current | 20 mA |
| Operating Temperature |  | Operating Temperature Range

$$
\begin{aligned}
& \text { AD9022AQ/AZ/BQ/BZ . . . . . . . . . . . . . . . . }-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
& \text { AD9022SQ/SZ . . . . . . . . . . . . . . . }+125^{\circ} \mathrm{C}
\end{aligned}
$$

Maximum Junction Temperature ${ }^{2}$. . . . . . . . . . . . . . . . $+175^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ) . . . . . . . . . . . . $+300^{\circ} \mathrm{C}$
Storage Temperature Range . . . . . . . . . . . . $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
NOTES
${ }^{1}$ Absolute maximum ratings are limiting values to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.
${ }^{2}$ Typical thermal impedances: "Q" Package (Ceramic DIP): $\theta_{\mathrm{JC}}=10^{\circ} \mathrm{C} / \mathrm{W} ; \theta_{\mathrm{JA}}=$ $35^{\circ} \mathrm{C} / \mathrm{W}$. "Z" Package (Gullwing Surface Mount): $\theta_{\mathrm{JC}}=13^{\circ} \mathrm{C} / \mathrm{W} ; \theta_{\mathrm{JA}}=45^{\circ} \mathrm{C} / \mathrm{W}$.

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
| :---: | :---: | :---: | :---: |
| AD9022AQ/BQ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Pin Ceramic DIP | Q-28 |
| AD9022AZ/BZ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Pin Ceramic | Z-28 |
|  |  | Leaded Chip Carrier |  |
| AD9022SQ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28-Pin Ceramic DIP | Q-28 |
| AD9022SZ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28-Pin Ceramic | Z-28 |
|  |  | Leaded Chip Carrier |  |

EXPLANATION OF TEST LEVELS

## Test Level

I - $100 \%$ production tested.
II - $100 \%$ production tested at $+25^{\circ} \mathrm{C}$, and sample tested at specified temperatures. AC testing done on sample basis.
III - Sample tested only.
IV - Parameter is guaranteed by design and characterization testing.
V - Parameter is a typical value only.
VI - All devices are $100 \%$ production tested at $+25^{\circ} \mathrm{C}$. $100 \%$ production tested at temperature extremes for extended temperature devices; guaranteed by design and characterization testing for industrial devices.


PIN DESCRIPTIONS


PIN DESIGNATIONS


## NC = NO CONNECT

COMPENSATION (PIN 17) SHOULD BE CONNECTED TO $-\mathrm{V}_{\mathrm{S}}$ THROUGH $0.01 \mu \mathrm{~F}$

## DEFINITIONS OF SPECIFICATIONS

## Analog Bandwidth

The analog input frequency at which the spectral power of the fundamental frequency (as determined by FFT analysis) is reduced by 3 dB .

## Aperture Delay

The delay between the rising edge of the ENCODE command and the instant at which the analog input is sampled.
Aperture Uncertainty (Jitter)
The sample-to-sample variation in aperture delay.

## Differential Nonlinearity

The deviation of any code from an ideal 1 LSB step.

## Harmonic Distortion

The rms value of the fundamental divided by the rms value of the worst harmonic component.


## Integral Nonlinearity

The deviation of the transfer function from a reference line measured in fraction of 1 LSB using a "best straight line" determined by a least squane curve fit.


The en oode rate at wich the SNR of the lowest anatog signal frequency ested grops by mo more than 3 dB belo the guaran-


The encode rate at which par

## Output Propagation Delay

The delay between the $50 \%$ point of the risinged the Z N CODE command and the time when all output data bits are within valid logic levels.

## Overvoltage Recovery Time

The amount of time required for the converter to recover to 12-bit accuracy after an analog input signal $150 \%$ of full scale is reduced to the full-scale range of the converter.

## Power Supply Rejection Ratio (PSRR)

The ratio of a change in input offset voltage to a change in power supply voltage.

## Signal-to-Noise Ratio (SNR)

The ratio of the rms signal amplitude to the rms value of "noise," which is defined as the sum of all other spectral components, including harmonics but excluding dc, with an analog input signal 1 dB below full scale.

## Signal-to-Noise Ratio (Without Harmonics)

The ratio of the rms signal amplitude to the rms value of "noise," which is defined as the sum of all other spectral components, excluding the first five harmonics and dc, with an analog input signal 1 dB below full scale.

## Transient Response

The time required for the converter to achieve 12-bit accuracy when a step function is applied to the analog input.
Two-Tone Intermodulation Distortion (IMD) Rejection The ratio of the power of either of two input signals to the power of the strongest third-order IMD signal.


Figure 1. Equivalent Circuits

## AD9022-Typical Characteristics



Figure 2. Harmonic Distortion vs. Analog Input Frig

Figure 3. SNR and Harmonics vs. Encode Rate


Figure 4. Differential Nonlinearity vs. Output Code


Figure 5. Signal-to-Noise Ratio vs. Analog Input Frequency


Figure 6. SFDR and SNR vs. Analog Input Level


Figure 7. SFDR and SNR vs. Analog Input Level


Figure 8. FFT Plot



Figure 9. FFT Plot


Figure 10. Two Tone FFT

## THEORY OF OPERATION

Refer to the block diagram.
The AD9022 employs a three-pass subranging architecture and digital error correction. This combination of design techniques ensures 12 -bit accuracy at relatively low power.
Analog input signals are immediately attenuated through a resistor divider and applied directly to the sampling bridge of the
track-and-hold (T/H). The T/H holds whatever analog value is present when the unit is strobed with an ENCODE command. The conversion process begins on the rising edge of this pulse, which should conform to the minimum and maximum pulse width requirements shown in the specifications. Operation below the recommended encode rate ( 4 Msps ) may result in excessive droop in the internal T/H devices-leading to large dc and ac errors.
The held analog value of the first track-and-hold is applied to a 5 -bit flash converter and a second T/H. The 5 -bit flash converter resolves the most significant bits (MSBs) of the held ana$\log$ voltage. These 5 bits are reconstructed via a 5 -bit DAC and subtracted from the original $\mathrm{T} / \mathrm{H}$ output signal to form a residue signal.
A second $\mathrm{T} / \mathrm{H}$ holds the amplified residue signal while it is encoded with a second 5 -bit flash ADC. Again the 5 bits are reconstructed and subtracted from the second T/H output to form a residue signal. This residue is amplified and encoded with a 4 bit flash ADC to provide the 3 least significant bits (LSBs) of the digital output and one bit of error correction.
Digital Error Correction logic aligns the data from the three flash converters and presents the result as a 12 -bit parallel digital word. The output stage of the AD9022 is TTL. Output data may be strobed on the rising edge of the ENCODE command.

## AD9022 N RECEIVER APPLICATIONS

Advances in semiconductor processes have resulted in low cost digital signal processing (DSP1) apranal which an herpereate cost effect/ve alter hatip receivel designs. Today, an all-digital receiver allows tun/ng, demodulation, and detection of receiver signal in the digital domaitr. By digitizing IF signals directy and util/zin $\delta$ digital tech miques i. becomes possible to make significafrishprovenhent in receiver design. For high frequency IFs, the ADC is key to thereceiver's performance. Unfortunately, the specifications frequently used by receiver designers and analog-to-digital (ADC) manufacturers are often very different. Noise Figure and Intercept Point are common measures of noise and linearity in analog RF system design. ADCs are more frequently specified in terms of SNR and harmonic distortion.

## Noise

Noise figure (NF) is a measure of receiver sensitivity and is defined as the degradation of signal-to-noise ratio (SNR) as a signal passes through a device. In equation form:

$$
N F=S N R(\text { in })-S N R(\text { out })
$$

Noise figure is a bandwidth invariant parameter for reasonably narrow bandwidths in most devices. The system noise figure for a combination of amplifiers and mixers, for instance, can be analyzed without regard to the information bandwidth.
Thermal noise contribution from the ADC behaves in a similar fashion; however, the spectral density of quantization noise is a function of the sample rate. In addition, the spectral density of the quantization noise is flat only in an ADC with perfect linearity, i.e., perfect 1 LSB step sizes.
To analyze the system noise performance, ADC noise figure is calculated by normalizing the SNR of the ADC output to a 1 Hz bandwidth. This result is given by:

$$
\begin{gathered}
S N R(/ H z)=S N R+10 \log _{10}(F s / 2) \\
\text { where Fs is the sample rate. }
\end{gathered}
$$

This will be true only for converters in which perfect quantization noise dominates. There may be an upper sample rate, above which the thermal noise of the converter is the dominant source of noise. In this case, normalization would be based on the noise bandwidth of the ADC. For an AD 9022 with a typical SNR of 64 dB and a sample rate of 20 Msps , the normalized SNR is equal to $134 \mathrm{~dB}(64+70)$. Both thermal and quantizadion noise contribute to this number.
The SNR of the input is assumed to be limited by the thermal noise of the input resistance, or $-174 \mathrm{dBm} / \mathrm{Hz}$. The input signal level is $+10 \mathrm{dBm}(2 \mathrm{~V}$ p-p into $50 \Omega$ ). Noise figure of the ADC can be calculated by:

$$
N F=S N R(\text { in })-S N R(o u t)=[+10-(174)]-134=50 d B
$$

Most ADC detect input voltage levels, not power. Consequently, the input SNR can be determined more accurately by determining the ratio of the signal voltage to the noise voltage of the terminating resistor. However, both the input signal and noise voltage delivered to the ADC are also a function of the source impedance. The dependence of NF on sample rate, linearity, source and terminating impedances, and the number of assumptions that are required highlight the weakness of using NF As a figure of merit for an ADC. The rather largenmer that results bolsters this belief Dy indicating the ADC is often the weakest link in the signal processing path.

## Linearity

The Third Order intercept point for a line hr device (with some) nonlinearity) is a good way to predict 3 rd order spurious sign as as a function of input signal level. For an ADC, however, this in an invalid concept except with signals near full scale. As the input signal is reduced, the performance burden shifts from the input track-and-hold $(\mathrm{T} / \mathrm{H})$ to the encoder. This creates a nonlinear function, as contrasted with the third order intercept behavior, which predicts an improvement in dynamic range as the signal level is decreased.
For signals near full scale, the intercept point is calculated the same as any device:
Intercept Point $=[$ Harmonic Suppression $/(N-1)]+$ Input Power where $N=$ the order of the $I M D$ (3 in this case)
AD 9022 Intercept Point $=80 / 2+3 \mathrm{dBm}(7 \mathrm{dBm}$ below full scale $)$ $=43 \mathrm{dBm}$
For signals below this level, the spurious free dynamic range (SFDR) curves shown in the data sheet are a more accurate peredictor of dynamic range. The SFDR curve is generated by measuring the ratio of the signal (either tone in the two-tone measurement) to the worst spurious signal which is observed as the analog input signal amplitude is swept.
The worst spurious signal is usually the second harmonic or 3 rd order IMD. Actual results are shown on several plots. The straightline with a slope of one is constructed at the point where the worst SFDR touches the line. This line, extrapolated to full scale, gives the SFDR of the ADC. This value can then be used to predict the dynamic range by simply subtracting the input level from the SFDR.
It should be noted that all SFDR lines are constructed to be valid only below a certain level below full scale. Above these points, the linearity of the device is dominated by the nonlinearities of the front end and best predicted by the intersept point.

## AD9022 NOISE PERFORMANCE

High speed, wide bandwidth ADC such as the AD9022 are optimized for dynamic performance over a wide range of analog input frequencies. However, there are many applications (Imaging, Instrumentation, etc.) where dc precision is also important. Due to the wide input bandwidth of the AD9022 for a given input voltage, there will be a range of output codes which may occur. This is caused by unavoidable circuit noise within the wideband circuits in the ADC. If a dc signal is applied to the ADC and several thousand outputs are recorded, a distribution of codes such as that shown in the histogram below may result.


## F 7

 The correct code appears most of the time, blat adjacent codes also appear with reduced probability. If a no ma probability density cuke is fittecte this Gaussian distribution ofredes, the standard deviation will be equal to the equivalent input ms noise of the ADC. The rms noise nay also be approximated by converting the SNR, as measured by a lo frequency FFT, to an equivalent input noise. This method is accurate od if the SNR performance is dominated by random thermal noise (the low frequency SNR without harmonics is the best measure). Sixty-three dB equates to 1 LSB rms for a 2 V pp ( 0.707 V rms) input signal. The AD 9022 has approximately 0.5 LSB of rms noise or a noise limited SNR of 69 dB , indicating that noise alone does not limit the SNR performance of the device (quantization noise and linearity are also major contributors).This thermal noise may come from several sources. The drive source impedance should be kept low to minimize resistor thermal noise. Some of the internal ADC noise is generated in the sideband T/H. Sampling ADCs generally have input bandwidths which exceed the Nyquist frequency of one-half the sampling rate. (The AD9022 has an input bandwidth of over 100 MHz , even though the sampling rate is limited to 20 Msps .)
Wide bandwidth is required to minimize gain and phase distortion and to permit adequate settling times in the internal amplifiers and T/Hs. But a certain amount of unavoidable noise is generated in the $\mathrm{T} / \mathrm{H}$ and other wideband circuits within the ADC; this causes variation in output codes for dc inputs. Good layout, grounding, and decoupling techniques are essential to prevent external noise from coupling into the ADC and further corrupting performance.

## AD9022

## USING THE AD9022

## Layout Information

Preserving the accuracy and dynamic performance of the AD9022 requires that designers pay special attention to the layout of the printed circuit board.
Analog paths should be kept as short as possible and be properly terminated to avoid reflections. The analog input connection should be kept away from digital signals paths; this reduces the amount of digital switching noise which is capacitively coupled into the analog section. Digital signal paths should also be kept short, and run lengths should be matched to avoid propagation delay mismatch. The AD9022 digital outputs should be buffere or latched close to the device $(<2 \mathrm{~cm})$. This prevents load transients which may feed back into the device.
In high speed circuits, layout of the ground is critical. A single, low impedance ground plane on the component side of the board is recommended. Power supplies should be capacitively cospled to the ground plane with high quality $0.1 \mu \mathrm{~F}$ chip capacitors to reduce noise in the circuit. All power pins of the AD 9 22 shoytd be by passed individually. The compensation pin (\& OMP Pin 17) should be bypassed directly to the $-\mathrm{V}_{\mathrm{S}}$ Supply (Pin 15) as close $t 0$ the part as passible using a $0.1 \mu \mathrm{~F}$
 out interrupting the ground plane, and provide low impedance ground planes. In systems with dedicated analog and digital grounds, all grounds for the AD9022 should be connected to the analog ground plane.
In systems using multilayer boards, dedicated power planes are recommended to provide low impedance connections for device power. Sockets limit dynamic performance and are not recombmended for use with the AD9022.

## Timing

Conversion by the AD9022 is initiated by the rising edge of the ENCODE clock (Pin 8). All required timing is generated internal to the ADC. Care should be taken to ensure that the encode clock to the AD9022 is free from jitter that can degrade dynamic performance. The clock driver should be compatible with TTL LS logic series devices. Drivers with excessive slew rate or overdrive will degrade the dynamic performance of the AD9022.
Pulse width of the ADC encode clock must be controlled to ensure the best possible performance. Dynamic performance is guaranteed with a clock pulse HIGH minimum of 25 ns . Operation with narrower pulses will degrade SNR and dynamic performance. From a system perspective, this is generally not a problem, because a simple inverter can be used to generate a suitable clock if the system clock is less than 25 ns wide.
The AD 9022 provides latched data outputs. Data outputs are available two pipeline delays and one propagation delay after the rising edge of the encode clock (refer to the AD9022 Timing Diagram). The length of the output data lines and the loads placed on them should be minimized to reduce transients within the AD9022; these transients can detract from the converter's dynamic performance.
Operation at encode rates less than 4 Msps is not recommended. The internal track-and-hold saturates, causing erroneous conversions. This T/H saturation precludes clocking the AD9022 in a burst mode.

The duty cycle of the encode clock for the AD9022 is critical for obtaining rated performance of the ADC. Internal pulse widths within the track-and-hold are established by the encode command pulse width; to ensure rated performance, minimum and maximum pulse width restrictions should be observed. Operadion at 20 Msps is optimized when the duty cycle is held at $55 \%$.

## Analog Input

The analog input (Pin 12) voltage range is nominally $\pm 1.024$ volts. The range is set with an internal voltage reference and cannot be adjusted by the user. The input resistance is $300 \Omega$ and the analog bandwidth is 110 MHz , making the AD9022 useful in undersampling applications.

The AD9022 should be driven from a low impedance source. The noise and distortion of the amplifier should be considered to preserve the dynamic range of the AD 9022.

## Power Supplies

The power supplies of the AD9022 should be isolated from the supplies used for noisy devices (digital logic especially) to reduce the amount of noise coupled into the ADC. For optimum performance, linear supplies ensure that switching noise from the supplies does not introduce distortion products during the encoding process. If switching supplies must be used, decoupling recommendations above are critically important. The PSRR of the AD9022 is a function of the ripple frequency present of the supplies. Clearly, power supplies with the lowest possible frequency should be selected.
AD9022 EVALUATION BOARD
The evalugtionboand for the AD 9022 (A D9 222/PCB) provides an easy and flexible method for evaluating the ADCis performande without for prior to developing a user-specific printed circuit board. The two-siqed board includes reconstruction DAC and digital output interface; and uses the layout and applecations suggestions outlined above. Lt is available from Analog Devices at nominal cost.

## Input/Output/Supply Information

Power supply, analog input, clock connections, and reconstructed output (RC OUTPUT) are identified by labels on the evaluation board.
Operation of the evaluation board will conform to the following characteristics:

| Parameter | Typical | Units |
| :--- | :--- | :--- |
| Supply Current <br> +5 V |  |  |
| -5 V | 150 | mA |
| $\mathrm{~A}_{\text {IN }}$ | 300 | mA |
| Impedance | 51 | $\Omega$ |
| Voltage Range | $\pm 1.024$ | V |
| CLOCK | 51 | $\Omega$ |
| Impedance | 20 | Msps |
| Frequency |  |  |
| RC OUTPUT | 51 | $\Omega$ |
| Impedance | 0 to -1 | V |
| Voltage Range |  |  |

## AD9022

## Analog Input

Analog input signals can be fed directly into the device under test input $\left(\mathrm{A}_{\mathrm{IN}}\right)$. The $\mathrm{A}_{\mathrm{IN}}$ input is terminated at the device with a $62 \Omega$ resistor to give a parallel equivalent of $51 \Omega(62 \Omega \| 300 \Omega)$.

## DAC Reconstruction

The AD9022 evaluation board provides an on-board AD9713B reconstruction DAC for observing the digitized analog input
signal. The AD9713B is terminated into $51 \Omega$ to provide a 1 V p-p signal at the output (RC Output).

## Output Data

The output data bits are latched with two 74LS574 latches which drive a 40 -pin connector (AMP p/n 102153-09). The data and clock signals are available at the connector per the pin assignments shown on the schematic of the evaluation board. Data is latched on the rising edge of the encode clock.


Figure 12. AD9022/PCB Evaluation Board Schematic


Figure 14. Center of Board, Viewed From Top


REV．A

