

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

## **74HC/HCT4514**

4-to-16 line decoder/demultiplexer  
with input latches

Product specification  
File under Integrated Circuits, IC06

September 1993

## 4-to-16 line decoder/demultiplexer with input latches

## 74HC/HCT4514

### FEATURES

- Non-inverting outputs
- Output capability: standard
- $I_{CC}$  category: MSI

### GENERAL DESCRIPTION

The 74HC/HCT4514 are high-speed Si-gate CMOS devices and are pin compatible with "4514" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT4514 are 4-to-16 line decoders/demultiplexers having four binary weighted address inputs ( $A_0$  to  $A_3$ ), with latches, a latch enable input (LE), and an active LOW enable input ( $\bar{E}$ ). The 16 outputs ( $Q_0$  to  $Q_{15}$ ) are mutually exclusive active HIGH. When LE is HIGH, the selected output is determined by the data on  $A_n$ . When LE goes LOW, the last data present at  $A_n$  are stored in the latches and the outputs remain stable. When  $\bar{E}$  is LOW, the selected output, determined by the contents of the latch, is HIGH. At  $\bar{E}$  HIGH, all outputs are LOW. The enable input ( $\bar{E}$ ) does not affect the state of the latch.

When the "4514" is used as a demultiplexer,  $\bar{E}$  is the data input and  $A_0$  to  $A_3$  are the address inputs.

### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25\text{ }^\circ\text{C}$ ;  $t_r = t_f = 6\text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
$t_{PHL}/t_{PLH}$	propagation delay $A_n$ to $Q_n$	$C_L = 15\text{ pF}$ ; $V_{CC} = 5\text{ V}$	23	26	ns
$C_I$	input capacitance		3.5	3.5	pF
$C_{PD}$	power dissipation capacitance per package	notes 1 and 2	44	45	pF

### Notes

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

$f_i$  = input frequency in MHz

$f_o$  = output frequency in MHz

$\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs

$C_L$  = output load capacitance in pF

$V_{CC}$  = supply voltage in V

2. For HC the condition is  $V_I = \text{GND to } V_{CC}$   
For HCT the condition is  $V_I = \text{GND to } V_{CC} - 1.5\text{ V}$

### ORDERING INFORMATION




See "74HC/HCT/HCU/HCMOS Logic Package Information".

# 4-to-16 line decoder/demultiplexer with input latches

## 74HC/HCT4514


### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	LE	latch enable input (active HIGH)
2, 3, 21, 22	A <sub>0</sub> to A <sub>3</sub>	address inputs
11, 9, 10, 8, 7, 6, 5, 4, 18, 17, 20, 19, 14, 13, 16, 15	Q <sub>0</sub> to Q <sub>15</sub>	multiplexer outputs (active HIGH)
12	GND	ground (0 V)
23	$\bar{E}$	enable input (active LOW)
24	V <sub>CC</sub>	positive supply voltage



# 4-to-16 line decoder/demultiplexer with input latches

## 74HC/HCT4514



### APPLICATIONS

- Digital multiplexing
- Address decoding
- Hexadecimal/BCD decoding

Fig.4 Functional diagram.

### FUNCTION TABLE

INPUTS					OUTPUTS																
$\bar{E}$	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>	Q <sub>5</sub>	Q <sub>6</sub>	Q <sub>7</sub>	Q <sub>8</sub>	Q <sub>9</sub>	Q <sub>10</sub>	Q <sub>11</sub>	Q <sub>12</sub>	Q <sub>13</sub>	Q <sub>14</sub>	Q <sub>15</sub>	
H	X	X	X	X	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	H	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	H	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	H	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	H	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	H	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	H

### Notes

1. LE = HIGH  
 H = HIGH voltage level  
 L = LOW voltage level  
 X = don't care

# 4-to-16 line decoder/demultiplexer with input latches

74HC/HCT4514




Fig.5 Logic diagram.

# 4-to-16 line decoder/demultiplexer with input latches

74HC/HCT4514

## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: standard

I<sub>CC</sub> category: MSI

## AC CHARACTERISTICS FOR 74HC

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)						UNIT	TEST CONDITIONS		
		74HC							V <sub>CC</sub> (V)	WAVEFORMS	
		+25			-40 to +85		-40 to +125				
		min.	typ.	max.	min.	max.	min.				max.
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay A <sub>n</sub> to Q <sub>n</sub>		74 27 22	230 46 39		290 58 49		345 69 59	ns	2.0 4.5 6.0	Fig.6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay LE to Q <sub>n</sub>		74 27 22	230 46 39		290 58 49		345 69 59	ns	2.0 4.5 6.0	Fig.6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $\bar{E}$ to Q <sub>n</sub>		41 15 12	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig.6
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig.6
t <sub>w</sub>	latch enable pulse width HIGH	80 16 14	14 5 4		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.7
t <sub>su</sub>	set-up time A <sub>n</sub> to LE	90 18 15	25 9 7		115 23 20		135 27 23		ns	2.0 4.5 6.0	Fig.7
t <sub>h</sub>	hold time A <sub>n</sub> to LE	1 1 1	-11 -4 -3		1 1 1		1 1 1		ns	2.0 4.5 6.0	Fig.7

# 4-to-16 line decoder/demultiplexer with input latches

74HC/HCT4514

## DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: standard

I<sub>CC</sub> category: MSI

### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications.

To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
A <sub>n</sub>	0.65
LE	1.40
$\bar{E}$	1.00

## AC CHARACTERISTICS FOR 74HCT



GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS	
		74HCT								V <sub>CC</sub> (V)	WAVEFORMS
		+25			-40 to +85		-40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay A <sub>n</sub> to Q <sub>n</sub>		30	55		69		83	ns	4.5	Fig.6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay LE to Q <sub>n</sub>		29	50		63		75	ns	4.5	Fig.6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $\bar{E}$ to Q <sub>n</sub>		17	40		50		60	ns	4.5	Fig.6
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig.6
t <sub>w</sub>	latch enable pulse width HIGH	16	4		20		24		ns	4.5	Fig.7
t <sub>su</sub>	set-up time A <sub>n</sub> to LE	18	9		23		27		ns	4.5	Fig.7
t <sub>h</sub>	hold time A <sub>n</sub> to LE	3	-3		3		3		ns	4.5	Fig.7

# 4-to-16 line decoder/demultiplexer with input latches

74HC/HCT4514

## AC WAVEFORMS





# 4-to-16 line decoder/demultiplexer with input latches

74HC/HCT4514

## APPLICATION INFORMATION




Fig.8 Code-to-code conversion; hexadecimal to BCD.

## PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".

Product Information

# 74HC/HCT4514; 4-to-16 line decoder/demultiplexer with input latches

Information as of 2002-11-28

 Stay informed

 Download datasheet

Products

- [MultiMarket](#)
- [Semiconductors](#)
- [ASICs](#)
- [Product Selector](#)
- [Catalog by Function](#)
- [Catalog by System](#)
- [Cross-reference](#)
- [End of Life information](#)
- [Distributors Go Here!](#)

<input checked="" type="checkbox"/> <a href="#">General description</a>	<input checked="" type="checkbox"/> <a href="#">Features</a>	<input checked="" type="checkbox"/> <a href="#">Applications</a>	<input checked="" type="checkbox"/> <a href="#">Datasheet</a>
<input checked="" type="checkbox"/> <a href="#">Block diagram</a>	<input checked="" type="checkbox"/> <a href="#">Buy online</a>	<input checked="" type="checkbox"/> <a href="#">Support &amp; tools</a>	<input checked="" type="checkbox"/> <a href="#">Email/translate</a>
<input checked="" type="checkbox"/> <a href="#">Products &amp; packages</a>	<input checked="" type="checkbox"/> <a href="#">Parametrics</a>	<input checked="" type="checkbox"/> <a href="#">Similar products</a>	<input type="checkbox"/>

## General description

The 74HC/HCT4514 are high-speed Si-gate CMOS devices and are pin compatible with '4514' of the '4000B' series. They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT4514 are 4-to-16 line decoders/demultiplexers having four binary weighted address inputs ( $A_0$  to  $A_3$ ), with latches, a latch enable input (LE), and an active LOW enable input (E). The 16 outputs ( $Q_0$  to  $Q_{15}$ ) are mutually exclusive active HIGH. When LE is HIGH, the selected output is determined by the data on  $A_n$ . When LE goes LOW, the last data present at  $A_n$  are stored in the latches and the outputs remain stable. When E is LOW, the selected output, determined by the contents of the latch, is HIGH. At E HIGH, all outputs are LOW. The enable input (E) does not affect the state of the latch.

When the '4514' is used as a demultiplexer, E is the data input and  $A_0$  to  $A_3$  are the address inputs.

## Features

- Non-inverting outputs
- Output capability: standard
- $I_{CC}$  category: MSI

## Datasheet

<u>Type number</u>	<u>Title</u>	<u>Publication release date</u>	<u>Datasheet status</u>	<u>Page count</u>	<u>File size (kB)</u>	<u>Datasheet</u>
74HC/HCT4514	4-to-16 line decoder/demultiplexer with input latches	01-Sep-93	Product specification	9	74	<a href="#">PDF</a> <a href="#">Download</a>

### Additional datasheet info

To complete the device datasheet with package and family information, also download the following PDF files. The "Logic Package Information" document is required to determine in which package(s) this device is available.

Document	Description
<a href="#">PDF</a> <a href="#">HCT FAMILY SPECIFICATIONS</a>	HC/T Family Specifications, The IC06 74HC/HCT/HCMOS Logic Family Specifications













2	<a href="#">PDF</a> <a href="#">HCT_PACKAGE_INFO</a>	HC/T Package Info, The IC06 74HC/HCT/HCMOS Logic Package Information
3	<a href="#">PDF</a> <a href="#">HCT_PACKAGE_OUTLINES</a>	HC/T Package Outlines, The IC06 74HC/HCT/HCMOS Logic Package Outlines



## Parametrics

Type number	Package	Description	Propagation Delay(ns)	Voltage	No. of Pins	Power Dissipation Considerations	Logic Switching Levels	Output Drive Capability
74HC4514D	<a href="#">SOT137</a> (SO24)	4-of-16 Decoder/Demultiplexer with Input Latches; Outputs LOW at Data Input HIGH	15	5 Volts +	24	Low Power or Battery Applications	CMOS	Low
74HC4514DB	<a href="#">SOT340-1</a> (SSOP24)	4-of-16 Decoder/Demultiplexer with Input Latches; Outputs LOW at Data Input HIGH	15	5 Volts +	24	Low Power or Battery Applications	CMOS	Low
74HC4514N	<a href="#">SOT101-1</a> (DIP24)	4-of-16 Decoder/Demultiplexer with Input Latches; Outputs LOW at Data Input HIGH	15	5 Volts +	24	Low Power or Battery Applications	CMOS	Low
74HC4514PW	<a href="#">SOT355-1</a> (TSSOP24)	4-of-16 Decoder/Demultiplexer with Input Latches; Outputs LOW at Data Input HIGH	15	5 Volts +	24	Low Power or Battery Applications	CMOS	Low
74HC4514U	uncased die	4-of-16 Decoder/Demultiplexer with Input Latches; Outputs LOW at Data Input HIGH	15	5 Volts +	24	Low Power or Battery Applications	CMOS	Low
74HCT4514D	<a href="#">SOT137</a> (SO24)	4-of-16 Decoder/Demultiplexer with Input Latches; Outputs LOW at Data Input HIGH; TTL Enabled	15	5 Volts +	24	Low Power or Battery Applications	TTL	Low
74HCT4514DB	<a href="#">SOT340-1</a> (SSOP24)	4-of-16 Decoder/Demultiplexer with Input Latches; Outputs LOW at Data Input HIGH; TTL Enabled	15	5 Volts +	24	Low Power or Battery Applications	TTL	Low
74HCT4514N	<a href="#">SOT101-1</a> (DIP24)	4-of-16 Decoder/Demultiplexer with Input Latches; Outputs LOW at Data Input HIGH; TTL Enabled	15	5 Volts +	24	Low Power or Battery Applications	TTL	Low

74HCT4514PW	<a href="#">SOT355-1</a> (TSSOP24)	4-of-16 Decoder/Demultiplexer with Input Latches; Outputs LOW at Data Input HIGH; TTL Enabled	15	5 Volts +	24	Low Power or Battery Applications	TTL	Low
74HCT4514U	uncased die	4-of-16 Decoder/Demultiplexer with Input Latches; Outputs LOW at Data Input HIGH; TTL Enabled	15	5 Volts +	24	Low Power or Battery Applications	TTL	Low

## ▀ Products, packages, availability and ordering

<u>Type number</u>	<u>North American type number</u>	<u>Ordering code (12NC)</u>	<u>Marking/Packing</u> <a href="#">PDF Discretes packing info</a>	<u>Package</u>	<u>Device status</u>	<u>Buy online</u>
74HC4514D	74HC4514D	9337 156 70652	Standard Marking * Bulk Pack, CECC	<a href="#">SOT137</a> (SO24)	Full production	<a href="#">BUY ONLINE</a> 
	74HC4514D-T	9337 156 70653	Standard Marking * Reel Pack, SMD, 13", CECC	<a href="#">SOT137</a> (SO24)	Full production	<a href="#">BUY ONLINE</a> 
74HC4514DB	74HC4514DB	9351 900 90112	Standard Marking * Bulk Pack	<a href="#">SOT340-1</a> (SSOP24)	Full production	<a href="#">BUY ONLINE</a> 
	74HC4514DB-T	9351 900 90118	Standard Marking * Reel Pack, SMD, 13"	<a href="#">SOT340-1</a> (SSOP24)	Full production	<a href="#">BUY ONLINE</a> 
74HC4514N	74HC4514N	9336 710 40652	Standard Marking * Bulk Pack, CECC	<a href="#">SOT101-1</a> (DIP24)	Full production	<a href="#">BUY ONLINE</a> 
74HC4514PW	74HC4514PW	9352 624 15112	Standard Marking * Bulk Pack	<a href="#">SOT355-1</a> (TSSOP24)	Full production	<a href="#">BUY ONLINE</a> 
	74HC4514PW-T	9352 624 15118	Standard Marking * Reel Pack, SMD, 13"	<a href="#">SOT355-1</a> (TSSOP24)	Full production	<a href="#">BUY ONLINE</a> 
74HC4514U		9338 396 30005	No Marking * Chips on Wafer, Pre-Sawn, On FFC	<a href="#">NAU000</a>	Full production	-
74HCT4514D	74HCT4514D	9337 156 90652	Standard Marking * Bulk Pack, CECC	<a href="#">SOT137</a> (SO24)	Full production	<a href="#">BUY ONLINE</a> 
	74HCT4514D-T	9337 156 90653	Standard Marking * Reel Pack, SMD, 13", CECC	<a href="#">SOT137</a> (SO24)	Full production	<a href="#">BUY ONLINE</a> 
74HCT4514DB	74HCT4514DB	9351 900 80112	Standard Marking * Bulk Pack	<a href="#">SOT340-1</a> (SSOP24)	Full production	<a href="#">BUY ONLINE</a> 
	74HCT4514DB-T	9351 900 80118	Standard Marking * Reel Pack, SMD, 13"	<a href="#">SOT340-1</a> (SSOP24)	Full production	<a href="#">BUY ONLINE</a> 
74HCT4514N	74HCT4514N	9336 710 70652	Standard Marking * Bulk Pack, CECC	<a href="#">SOT101-1</a> (DIP24)	Full production	<a href="#">BUY ONLINE</a> 

74HCT4514PW	74HCT4514PW	9352 624 14112	Standard Marking * Bulk Pack	<a href="#">SOT355-1</a> (TSSOP24)	Full production	<a href="#">BUY ONLINE</a> 
	74HCT4514PW-T	9352 624 14118	Standard Marking * Reel Pack, SMD, 13"	<a href="#">SOT355-1</a> (TSSOP24)	Full production	<a href="#">BUY ONLINE</a> 
74HCT4514U		9338 396 40005	No Marking * Chips on Wafer, Pre-Sawn, On FFC	<a href="#">NAU000</a>	Full production	-

Products in the above table are all in production. Some variants are discontinued; [click here](#) for information on these variants.

## ▶ Similar products

[▶ MORE 74HC/HCT4514](#) links to the similar products page containing an overview of products that are similar in function or related to the type number(s) as listed on this page. The similar products page includes products from the same catalog tree(s), relevant selection guides and products from the same functional category.

## ▶ Support & tools

[▶ PDF HC/T Family Specifications, The IC06 74HC/HCT/HCMOS Logic Family Specifications](#) (date 01-Mar-98)

[▶ PDF HC/T User Guide](#) (date 01-Nov-97)

## ▶ Email/translate this product information

- [Email this product information.](#)
- Translate this product information page from English to:

The English language is the official language used at the [semiconductors.philips.com](http://semiconductors.philips.com) website and webpages. All translations on this website are created through the use of [Google Language Tools](#) and are provided for convenience purposes only. No rights can be derived from any translation on this website.

[About this website](#) ▶

| Copyright © 2002 Koninklijke Philips N.V. All rights reserved. | [Privacy Policy](#) |

| Koninklijke Philips N.V. | Access to and use of this Web Site is subject to the following [Terms of Use](#). |