
FEATURES

- Member of the Texas Instruments Widebus™
 Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC™ (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ± 24 mA at 2.5-V V_{CC}

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

DESCRIPTION

A Dynamic Output Control (DOCTM) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC*TM) *Circuitry Technology and Applications*, literature number SCEA009.






Figure 1. Output Voltage vs Output Current

This 12-bit to 24-bit registered bus exchanger is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The SN74AVC16269 is used in applications in which two separate ports must be multiplexed onto, or demultiplexed from, a single port. The device is particularly suitable as an interface between synchronous DRAMs and high-speed microprocessors.

Data is stored in the internal B-port registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable (CLKENA) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port. For data transfer in the B-to-A direction, a single storage register is provided. The select (SEL) line selects 1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the period during which the data is valid on the bus.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC, DOC are trademarks of Texas Instruments.



DESCRIPTION (CONTINUED)

The control terminals are registered so that all transactions are synchronous with CLK. Data flow is controlled by the active-low output enables (\overline{OEA} , $\overline{OEB1}$, $\overline{OEB2}$).

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible, and \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to \overline{OE} being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16269 is characterized for operation from -40°C to 85°C.

TERMINAL ASSIGNMENTS

DGG OR DGV PACKAGE (TOP VIEW)

	_			1
OEA	┨╸	\cup	56	OEB2
	2			CLKENA2
2B3				2B4
GND				GND
2B2				2B5
2B1				2B6
V _{CC}				V _{CC}
A1	Ä,			2B7
A2				2B8
	10			2B9
GND				GND
	12			2B10
	13			2B11
	14			2B12
	15			1B12
	16			1B11
	17			1B10
GND				GND
A10				1B9
A11				1B8
A12			36	
V_{CC}				v_{cc}
	23		34	
1B2			33	1B5
GND	25			GND
1B3				1B4
NC	27		30	
SEL	28		29]CLK

NC - No internal connection



FUNCTION TABLES

OUTPUT ENABLE

	INPUTS	OUTPUTS			
CLK	OEA	OEB	Α	1B, 2B	
1	Н	Н	Z	Z	
\uparrow	Н	L	Z	Active	
\uparrow	L	Н	Active	Z	
\uparrow	L	L	Active	Active	

A-TO-B STORAGE (OEB = L)

	INPUTS			OUTI	PUTS
CLKENA1	CLKENA2	CLK	Α	1B	2B
Н	Н	Х	Х	1B ₀ ⁽¹⁾	2B ₀ ⁽¹⁾
L	X	\uparrow	L	L	Χ
L	X	\uparrow	Н	Н	Χ
X	L	\uparrow	L	X	L
X	L	\uparrow	Н	X	Н

(1) Output level before the indicated steady-state input conditions were established


B-TO-A STORAGE $(\overline{OEA} = L)$

	INP	UTS		OUTPUT
CLK	SEL	2B	Α	
Х	Н	Χ	Χ	A ₀ ⁽¹⁾
X	L	Χ	Χ	A ₀ ⁽¹⁾ A ₀ ⁽¹⁾
↑	Н	L	Χ	L
↑	Н	Н	Χ	Н
1	L	Χ	L	L
1	L	Χ	Н	Н

(1) Output level before the indicated steady-state input conditions were established



LOGIC DIAGRAM (POSITIVE LOGIC)





SN74AVC16269 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES152G-DECEMBER 1998-REVISED MAY 2005

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	4.6	V
V_{I}	Input voltage range ⁽²⁾		-0.5	4.6	V
Vo	Voltage range applied to any input/output when the output is in the high-impedance or po	-0.5	4.6	V	
Vo	Voltage range applied to any input/output when	-0.5	V _{CC} + 0.5	V	
I _{IK}	Input clamp current		-50	mA	
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V _{CC} or GND			±100	mA
0	Package thermal impedance ⁽⁴⁾	DGG package		64	°C/W
θ_{JA}	гаскаде шеннаі шредансе(^{ч)}	DGV package		48	C/VV
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51.

SN74AVC16269 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS





Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V	Supply voltage	Operating	1.4	3.6	V
V_{CC}	Supply voltage	Data retention only	1.2		V
		V _{CC} = 1.2 V	V _{CC}		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	$0.65 \times V_{CC}$		
V_{IH}	High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	2		
		V _{CC} = 1.2 V		GND	
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		$0.35 \times V_{CC}$	
V_{IL}	Low-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	
		V _{CC} = 3 V to 3.6 V		0.8	
V_{I}	Input voltage		0	3.6	٧
V	Output voltage	Active state	0	V_{CC}	V
Vo	Output voltage	3-state	0	3.6	V
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		-2	
	Static high-level output current (2)	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		-4	mA
I _{OHS}	Static high-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		8	ША
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		-12	
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		2	
	Static low-level output current ⁽²⁾	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		4	mA
I _{OLS}	Static low-level output current	V _{CC} = 2.3 V to 2.7 V		8	MA
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		12	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V
T _A	Operating free-air temperature		-40	85	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. Dynamic drive capability is equivalent to standard outputs with I_{OH} and I_{OL} of ± 24 mA at 3.3-V V_{CC} . See Figure 1 for V_{OL} vs I_{OL} and V_{OH} vs I_{OH} characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.



Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

F	PARAMETER	TEST CO	NDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT		
		$I_{OHS} = -100 \mu A$		1.4 V to 3.6 V	V _{CC} - 0.2					
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05					
V_{OH}		$I_{OHS} = -4 \text{ mA},$	V _{IH} = 1.07 V	1.65 V	1.2			V		
		$I_{OHS} = -8 \text{ mA},$	$V_{IH} = 1.7 V$	2.3 V	1.75					
		$I_{OHS} = -12 \text{ mA},$	$V_{IH} = 2 V$	3 V	2.3					
		$I_{OLS} = 100 \mu\text{A}$		1.4 V to 3.6 V			0.2			
		$I_{OLS} = 2 \text{ mA},$	V _{IL} = 0.49 V	1.4 V			0.4			
V_{OL}		$I_{OLS} = 4 \text{ mA},$	V _{IL} = 0.57 V	1.65 V			0.45	V		
		$I_{OLS} = 8 \text{ mA},$	V _{IL} = 0.7 V	V _{IL} = 0.7 V 2.3 V				i		
		I _{OLS} = 12 mA,	V _{IL} = 0.8 V	3 V			0.7			
I	Control inputs	$V_I = V_{CC}$ or GND		3.6 V			±2.5	μΑ		
I _{off}		$V_{I} \text{ or } V_{O} = 3.6 \text{ V}$		0			±10	μΑ		
$I_{OZ}^{(2)}$		$V_O = V_{CC}$ or GND		3.6 V			±12.5	μΑ		
I _{CC}		$V_I = V_{CC}$ or GND,	I _O = 0	3.6 V			40	μΑ		
(Control innute	V V or CND		2.5 V		3.5		~F		
C _i	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		3.5		- pF		
•	A or D porto	V V or CND		2.5 V		8.5		~F		
C _{io}	A or B ports	$V_O = V_{CC}$ or GND	3.3 V		8.5		pF			

Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2 through Figure 5)

			V _{CC} = 1.2 V	V _{CC} = 1.5 V ± 0.1 V	V _{CC} = ± 0.1		V _{CC} = ± 0.		V _{CC} = ± 0.		UNIT
			TYP	MIN MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock freque	ency				75		125		175	MHz
t _w	Pulse durati	on, CLK high or low			5.8		5		3.5		ns
		A data before CLK↑	4.7	3.9	2.6		2.1		1.9		
		B data before CLK↑	6.2	4.3	3		2.1		1.9		
t _{su}	Setup time	SEL before CLK↑	4.5	3.4	2.2		1.6		1.3		ns
su		CLKENA1 or CLKENA2 before CLK↑	0.9	0.9	1		1.1		1.1		
		OE before CLK↑	5.4	5.3	2		1.6		1.1		
		A data after CLK↑	1.9	2	1.2		1.1		1		
		B data after CLK↑	0.4	1.3	0.5		0.6		0.7		
t _h	Hold time	SEL after CLK↑	1	1	0.4		0.3		0.4		ns
Yn	riola timo	CLKENA1 or CLKENA2 after CLK↑	2.6	2.2	1.4		1.1		1	_	113
		OE after CLK↑	0.4	0.4	0.4		0.5		0.3		

Typical values are measured at $T_A = 25^{\circ}\text{C}$. For I/O ports, the parameter I_{OZ} includes the input leakage current.

SN74AVC16269 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS





Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2 through Figure 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.2 V	V _{CC} = ± 0.		V _{CC} = ± 0.1		V _{CC} = ± 0.2		V _{CC} = 3.3 V ± 0.3 V		UNIT	
	(INPUT)	(001701)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{max}						75		125		175		MHz	
	CLK	В	13.5	3	9.5	2.5	6.7	1.6	4	1.1	3	20	
t _{pd}	CLK	Α	11.6	2.6	7.4	2.2	5.8	1.5	3.5	1	2.7	ns	
	CLK	В	16	3.5	12	2.4	8.5	2.1	4.8	1.5	3.8	20	
t _{en} CLK		Α	14.2	3.2	9.3	2	6.7	2	4.4	1.4	3.4	ns	
	CLK	В	16	4.9	12.3	3.3	8.5	1.9	4.8	1.3	3.7	20	
t _{dis}	CLK	Α	11.9	3	8.7	2.1	6.7	1.8	3.6	1.7	3.4	ns	

Switching Characteristics⁽¹⁾

 $T_A = 0$ °C to 85°C, $C_L = 0$ pF


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3 ± 0.1	3.3 V 5 V	UNIT
	(IINFOT)	(001701)	MIN	MAX	
	CLK	В	1.4	2.4	20
ι _{pd}	CLK	А	1.2	2.1	ns

⁽¹⁾ Texas Instruments SPICE simulation data

Operating Characteristics


 $T_A = 25^{\circ}C$

PARAMETER				CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
C	Power dissipation	Outputs enabled	C - 0	f = 10 MHz	133	145	168	pF
C _{pd}	capacitance	Outputs disabled	$C_L = 0$,	T = TO MINZ	102	109	124	рг





PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.2 \text{ V}$ AND 1.5 V \pm 0.1 V




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms





PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.5 V ± 0.2 V




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 4. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



- NOTES: A. C₁ includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2$ ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 5. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

17-May-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74AVC16269DGGRE4	ACTIVE	TSSOP	DGG	56		TBD	Call TI	Call TI	-40 to 85		Samples
74AVC16269DGGRG4	ACTIVE	TSSOP	DGG	56		TBD	Call TI	Call TI	-40 to 85		Samples
SN74AVC16269DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16269	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

17-May-2014

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVC16269DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

www.ti.com 14-Jul-2012



*All dimensions are nominal

Device		Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
	SN74AVC16269DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0	

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>