## SN54CBT16209, SN74CBT16209 18-BIT BUS-EXCHANGE SWITCHES

- 5- $\Omega$ Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), 300-mil Shrink Small-Outline (DL), and 380-mil Fine-Pitch Ceramic Flat (WD) Packages


## description

The 'CBT16209 provide 18 bits of high-speed TTL-compatible bus switching or exchanging. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The devices operate as an 18 -bit bus switch or a 9 -bit bus exchanger, which provides data exchanging between the four signal ports via the data-select (S0-S2) terminals.

The SN54CBT16209 is characterized for operation from $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74CBT16209 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE

| S2 | S1 | S0 | A1 | A2 | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | Z | Z | Disconnect |
| L | L | H | B1 | Z | A1 to B1 |
| L | H | L | B2 | Z | A1 to B2 |
| L | H | H | Z | B1 | A2 to B1 |
| H | L | L | Z | B2 | A2 to B2 |
| H | L | H | Z | Z | Disconnect |
| H | H | L | B1 | B2 | A1 to B1, A2 to B2 |
| H | H | H | B2 | B1 | A1 to B2, A2 to B1 |

SN54CBT16209 . . WD PACKAGE
SN74CBT16209... DGG OR DL PACKAGE (TOP VIEW)

|  |  |  |
| :---: | :---: | :---: |
| $1 \mathrm{~A} 1{ }^{\text {a }}$ | 47 | S2 |
| 1A2 | 46 | B1 |
| GND 4 | 45 | B2 |
| 2A1 | 44 | 2B1 |
| 2A2 6 | 43 | 2B2 |
| vCC ${ }^{\text {c }}$ | 42 |  |
| 3 A 1 | 41 | B1 |
| 3A2 9 | 40 | 3B2 |
| GND 10 | 39 | GND |
| 11 | 38 | B1 |
| 12 | 37 | 4B2 |
| 13 | 36 | 5B1 |
| 14 | 35 | 5B2 |
| D 15 | 34 | ND |
| 16 | 33 | 6B1 |
| 17 | 32 | 6B2 |
| 18 | 31 | 7B1 |
| 7A2 19 | 0 | 7B2 |
| GND 20 | 29 | GND |
| $8 \mathrm{~A} 1{ }^{21}$ | 28 | 8B1 |
| 8 A 2 l 22 | 27 | 8B2 |
| $9 \mathrm{A1} 23$ | 26 | 9B1 |
| 9 A 24 | 25 | 9B2 |

## logic diagram


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ |  | -0.5 V to 7 V |
| :---: | :---: | :---: |
| Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) |  | -0.5 V to 7 V |
| Continuous channel current |  | 128 mA |
| Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$ |  | -50 mA |
| Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 2): | DGG package DL package | $\begin{array}{r} 0.85 \mathrm{~W} \\ 1.2 \mathrm{~W} \end{array}$ |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ |  | $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed
2. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.
recommended operating conditions

|  |  | SN54CBT16209 |  | SN74CBT16209 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4 | 5.5 | 4 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2 |  | 2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  | 0.8 |  | 0.8 | V |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the increase in supply current for each input that is at the specified TTL voltage level rather than $V_{C C}$ or GND.
§ Measured by the voltage drop between the $A$ and $B$ terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two ( $A$ or $B$ ) terminals.
switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54CBT16209 |  |  |  | SN74CBT16209 |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ \pm 0.5 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ \pm 0.5 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{Cc}}=4 \mathrm{~V}$ |  |  |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $t_{p d}{ }^{\text {I }}$ | A or B | B or A |  | 0.8 |  |  |  | 0.25 |  | 0.25 | ns |
| tpd | S |  | 2 | 13.1 |  | 14 | 2.6 | 10.2 |  | 11.3 |  |
| ten | S | A or B | 1.7 | 15.3 |  | 16 | 2.7 | 10.6 |  | 11.5 | ns |
| $\mathrm{t}_{\text {dis }}$ | S | A or B | 1 | 13.2 |  | 14.5 | 1.2 | 11.3 |  | 12.1 | ns |

[^0] of the switch and a load capacitance of 50 pF , when driven by an ideal voltage source (zero output impedance).

## PARAMETER MEASUREMENT INFORMATION



| TEST | S1 |
| :---: | :---: |
| ${ }^{\mathrm{t}} \mathrm{pd}$ tpLz/tpZL tPHZ/tPZH | $\begin{aligned} & \hline \text { Open } \\ & 7 \mathrm{~V} \\ & \text { Open } \end{aligned}$ |



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tPHZ are the same as $\mathrm{t}_{\text {dis }}$
F. tpZL and tpZH are the same as ten.
G. $\mathrm{tPLH}^{\text {and }} \mathrm{tPHL}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent Tl deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

Tl assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.


[^0]:    II This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical on-state resistance

