



Integrated Device Technology, Inc.

512K x 8 CMOS STATIC RAM MODULE

IDT7M4048

FEATURES:

- High-density 4 megabit CMOS Static RAM module
- Equivalent to the JEDEC standard for future monolithic 512K x 8 StaticRAMs
- Fast access time: 25ns (max.)
- Surface mounted LCCs (leadless chip carriers) on a 32-pin, 600 mil ceramic DIP substrate
- Single 5V ($\pm 10\%$) power supply
- Inputs/outputs directly TTL-compatible

DESCRIPTION:


The IDT7M4048 is a 4 megabit (512K x 8) CMOS Static RAM module constructed on a co-fired ceramic substrate using four 1 Megabit StaticRAMs and a decoder. The IDT7M4048 is available with access times as fast as 25ns.

The IDT7M4048 is packaged in a 32-pin ceramic DIP. This results in a package 1.7 inches long and 0.6 inches wide, packing 4 megabits into the JEDEC DIP footprint.

All inputs and outputs of the IDT7M4048 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

All IDT military module semiconductor components are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



7

The IDT logo is a registered trademark of Integrated Device Technology Inc.

MILITARY TEMPERATURE RANGE

DECEMBER 1995

©1996 Integrated Device Technology, Inc.


DSC-2822/4

482577J 0021255 632

7.12

1

PIN CONFIGURATION



**DIP
TOP VIEW**

2822 drw 02

PIN NAMES

I/O0-7	Data Inputs/Outputs
A0-18	Addresses
\overline{CS}	Chip Select
\overline{WE}	Write Enable
\overline{OE}	Output Enable
Vcc	Power
GND	Ground

2822 tbl 04

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	-55 to +125	°C
TBIAS	Temperature Under Bias	-65 to +135	°C
TSTG	Storage Temperature	-65 to +160	°C
IOUT	DC Output Current	50	mA

NOTE:

2822 tbl 05

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

TRUTH TABLE

Mode	\overline{CS}	\overline{OE}	\overline{WE}	Output	Power
Standby	H	X	X	High-Z	Standby
Read	L	L	H	DOUT	Active
Read	L	H	H	High-Z	Active
Write	L	X	L	DIN	Active

2822 tbl 01

CAPACITANCE⁽¹⁾ (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Typ.	Unit
CIN	Input Capacitance	VIN = 0V	50	pF
CIN(C)	Input Capacitance (\overline{CS})	VIN = 0V	10	pF
COUT	Output Capacitance	VOUT = 0V	40	pF

NOTE:

2822 tbl 02

- This parameter is guaranteed by design, but not tested.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	—	6	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

2822 tbl 03

- VIL = -1.5V for pulse width less than 10ns.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5V ± 10%

2822 tbl 06

DC ELECTRICAL CHARACTERISTICS

($V_{CC} = 5V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$)


Symbol	Parameter	Test Conditions	7M4048SxxCB		Unit
			Min.	Max.	
II _{L1}	Input Leakage	$V_{CC} = \text{Max.}, V_{IN} = \text{GND to } V_{CC}$	—	20	μA
II _{OL}	Output Leakage	$V_{CC} = \text{Max.}, \overline{CS} = V_{IH}, V_{OUT} = \text{GND to } V_{CC}$	—	20	μA
V _{OL}	Output Low Voltage	$V_{CC} = \text{Min.}, I_{OL} = 8\text{mA}$	—	0.4	V
V _{OH}	Output High Voltage	$V_{CC} = \text{Min.}, I_{OH} = -4\text{mA}$	2.4	—	V
I _{CC}	Dynamic Operating Current	$V_{CC} = \text{Max.}, \overline{CS} \leq V_{IL}, f = f_{MAX}, \text{Outputs Open}$	—	300	mA
I _{SB}	Standby Supply Current (TTL Levels)	$\overline{CS} \geq V_{IH}, V_{CC} = \text{Max.}, f = f_{MAX}, \text{Outputs Open}$	—	160	mA
I _{SB1}	Full Standby Supply Current (CMOS Levels)	$\overline{CS} \geq V_{CC} - 0.2V, V_{IN} \geq V_{CC} - 0.2V$ or $\leq 0.2V, V_{CC} = \text{Max.}, f = 0, \text{Outputs Open}$	—	85	mA

2822 tbl 07

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2822 tbl 08



2822 drw 03

Figure 1. Output Load



2822 drw 04

Figure 2. Output Load
(for tOLZ, tCHZ, tOHZ, tWHZ, tOW and tCLZ)

* Including scope and jig capacitances

7

AC ELECTRICAL CHARACTERISTICS

(VCC = 5V ± 10%, TA = -55°C to +125°C)


Symbol	Parameter	7M4048SxxCB						Unit
		-25 ⁽³⁾		-30		-35		
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle								
t _{RC}	Read Cycle Time	25	—	30	—	35	—	ns
t _{AA}	Address Access Time	—	25	—	30	—	35	ns
t _{ACS}	Chip Select Access Time	—	25	—	30	—	35	ns
t _{OE}	Output Enable to Output Valid	—	12	—	15	—	15	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High-Z	—	12	—	12	—	15	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low-Z	0	—	0	—	0	—	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low-Z	5	—	5	—	5	—	ns
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High-Z	—	14	—	16	—	20	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	3	—	ns
t _{PU} ⁽¹⁾	Chip Select to Power-Up Time	0	—	0	—	0	—	ns
t _{PD} ⁽¹⁾	Chip Deselect to Power-Down Time	—	25	—	30	—	35	ns
Write Cycle								
t _{WC}	Write Cycle Time	25	—	30	—	35	—	ns
t _{WP}	Write Pulse Width	17	—	20	—	25	—	ns
t _{AS} ⁽²⁾	Address Set-up Time	3	—	3	—	3	—	ns
t _{AW}	Address Valid to End-of-Write	20	—	25	—	30	—	ns
t _{CW}	Chip Select to End-of-Write	20	—	25	—	30	—	ns
t _{DW}	Data to Write Time Overlap	15	—	17	—	20	—	ns
t _{DH} ⁽²⁾	Data Hold Time	0	—	0	—	0	—	ns
t _{WR} ⁽²⁾	Write Recovery Time	0	—	0	—	0	—	ns
t _{WHZ} ⁽¹⁾	Write Enable to Output in High-Z	—	15	—	15	—	15	ns
t _{OW} ⁽¹⁾	Output Active from End-of-Write	3	—	3	—	3	—	ns

2822 (b) 09

NOTES:


1. This parameter is guaranteed by design, but not tested.
2. t_{AS} = 0ns for \overline{CS} controlled write cycles. t_{DH}, t_{WR} = 3ns for \overline{CS} controlled write cycles.
3. Preliminary specifications only.

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾




2822 drw 05

TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)



2822 drw 06

TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)




2822 drw 07

NOTES:

1. \overline{WE} is HIGH for Read Cycle.
2. Device is continuously selected, $\overline{CS} = V_{IL}$.
3. Address valid prior to or coincident with \overline{CS} transition low.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 200mV$ from steady state. This parameter is guaranteed by design, but not tested.


7

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED TIMING)^(1, 2, 3, 7)



2822 drw 08

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED TIMING)^(1, 2, 3, 5)




2822 drw 09

NOTES:


1. \overline{WE} or \overline{CS} must be HIGH during all address transitions.
2. A write occurs during the overlap (t_{WP}) of a LOW \overline{CS} and a LOW \overline{WE} .
3. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the \overline{CS} low transition occurs simultaneously with or after the \overline{WE} low transition, the outputs remain in a high-impedance state.
6. Transition is measured $\pm 200\text{mV}$ from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. During a \overline{WE} controlled write cycle, the write pulse width must be the larger of t_{WP} or ($t_{WHZ} + t_{DW}$) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

PACKAGE DIMENSIONS



2822 drw 10

ORDERING INFORMATION



2822 drw 11