
#### **FEATURES**

- Available in the Texas Instruments
   NanoStar™ and NanoFree™ Packages
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2-V to 3.6-V Power-Supply Range
- V<sub>CC</sub> Isolation Feature If Either V<sub>CC</sub> Input Is at GND, Both Ports Are in the High-Impedance State
- DIR Input Circuit Referenced to V<sub>CCA</sub>
- ±12-mA Output Drive at 3.3 V
- I/Os Are 4.6-V Tolerant
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation

- Max Data Rates
  - 500 Mbps (1.8-V to 3.3-V Translation)
  - 320 Mbps (<1.8-V to 3.3-V Translation)
  - 320 Mbps (Translate to 2.5 V or 1.8 V)
  - 280 Mbps (Translate to 1.5 V)
  - 240 Mbps (Translate to 1.2 V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



See mechanical drawings for dimensions.

#### **DESCRIPTION/ORDERING INFORMATION**

This single-bit noninverting bus transceiver uses two separate configurable power-supply rails. The SN74AVC1T45 is optimized to operate with  $V_{CCA}/V_{CCB}$  set at 1.4 V to 3.6 V. It is operational with  $V_{CCA}/V_{CCB}$  as low as 1.2 V. The A port is designed to track  $V_{CCA}$ .  $V_{CCA}$  accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track  $V_{CCB}$ .  $V_{CCB}$  accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING(2)
	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YEP	Tape and reel	SN74AVC1T45YEPR	TC_
-40°C to 85°C	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Tape and reer	SN74AVC1T45YZPR	10_
	SOT (SOT-23) – DBV	Tape and reel	SN74AVC1T45DBVR	DT1_
	SOT (SC-70) - DCK	Tape and reel	SN74AVC1T45DCKR	TC_
;	SOT (SOT-553) – DRL	Reel of 4000	SN74AVC1T45DRLR	TC_

<sup>(1)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

<sup>(2)</sup> DBV/DCK/DRL: The actual top-side marking has one additional character that designates the assembly/test site. YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoStar, NanoFree are trademarks of Texas Instruments.

## SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES530E-DECEMBER 2003-REVISED JUNE 2006



### **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

The SN74AVC1T45 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input activate either the B-port outputs or the A-port outputs. The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess  $I_{CC}$  and  $I_{CCZ}$ .

The SN74AVC1T45 is designed so that the DIR input is powered by V<sub>CCA</sub>.

This device is fully specified for partial-power-down applications using  $I_{\text{off}}$ . The  $I_{\text{off}}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The  $V_{CC}$  isolation feature ensures that if either  $V_{CC}$  input is at GND, then both ports are in the high-impedance state.


NanoStar<sup>™</sup> and NanoFree<sup>™</sup> package technology is a major breakthrough in IC packaging concepts, using the die as the package.

### **FUNCTION TABLE**(1)

INPUT DIR	OPERATION
L	B data to A bus
Н	A data to B bus

 Input circuits of the data I/Os always are active.

### **LOGIC DIAGRAM (POSITIVE LOGIC)**



### SN74AVC1T45 SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES530E-DECEMBER 2003-REVISED JUNE 2006

## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CCA}$	Supply voltage range		-0.5	4.6	V
		I/O ports (A port)	-0.5	4.6	
$V_{I}$	Input voltage range <sup>(2)</sup>	I/O ports (B port)	-0.5	4.6	V
		Control inputs	-0.5	4.6	
\/	Voltage range applied to any output in the high-impedance or	A port	-0.5	4.6	V
Vo	power-off state <sup>(2)</sup>	B port	-0.5	4.6	V
.,	Valence was a smallered to a survey to the bring as low state (2)(3)	A port	-0.5	V <sub>CCA</sub> + 0.5	V
Vo	Voltage range applied to any output in the high or low state (2)(3)	B port	-0.5	V <sub>CCB</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		<b>-</b> 50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		<b>-</b> 50	mA
Io	Continuous output current			±50	mA
	Continuous current through V <sub>CCA</sub> , V <sub>CCB</sub> , or GND			±100	mA
		DBV package		165	
0	Dealisms the model in a dealer (4)	DCK package		259	°C/W
$\theta_{JA}$	Package thermal impedance (4)	DRL package		142	°C/VV
		YEP/YZP package		123	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

 <sup>(3)</sup> The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current ratings are observed.
 (4) The package thermal impedance is calculated in accordance with JESD 51-7.

### SN74AVC1T45 SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS



SCES530E-DECEMBER 2003-REVISED JUNE 2006

## Recommended Operating Conditions (1)(2)(3)

			V <sub>CCI</sub>	V <sub>cco</sub>	MIN	MAX	UNIT
$V_{CCA}$	Supply voltage				1.2	3.6	V
$V_{CCB}$	Supply voltage				1.2	3.6	V
			1.2 V to 1.95 V		$V_{\text{CCI}} \times 0.65$		
$V_{IH}$	High-level input voltage	Data inputs	1.95 V to 2.7 V		1.6		V
	input voltago		2.7 V to 3.6 V		2		
			1.2 V to 1.95 V			$V_{\text{CCI}} \times 0.35$	
$V_{IL}$	Low-level input voltage	Data inputs	1.95 V to 2.7 V			0.7	V
	mpat voltago		2.7 V to 3.6 V			0.8	
		2.2	1.2 V to 1.95 V		$V_{CCA} \times 0.65$		
$V_{IH}$	High-level input voltage	DIR (referenced to V <sub>CCA</sub> )	1.95 V to 2.7 V		1.6		V
	put ronage	(referenced to TCCA)	2.7 V to 3.6 V		2		
			1.2 V to 1.95 V			$V_{\text{CCA}} \times 0.35$	
$V_{IL}$	Low-level input voltage	DIR (referenced to V <sub>CCA</sub> )	1.95 V to 2.7 V			0.7	V
	input voltago	(Totolonood to VCCA)	2.7 V to 3.6 V			0.8	
$V_{I}$	Input voltage				0	3.6	V
Vo	Output voltage	Active state			0	$V_{CCO}$	V
v <sub>O</sub>	Output voltage	3-state			0	3.6	V
				1.2 V		-3	
				1.4 V to 1.6 V		-6	
$I_{OH}$	High-level output cu	rrent		1.65 V to 1.95 V		-8	mA
				2.3 V to 2.7 V		<b>-</b> 9	
				3 V to 3.6 V		-12	
				1.2 V		3	
				1.4 V to 1.6 V		6	
$I_{OL}$	Low-level output cur	rrent		1.65 V to 1.95 V		8	mA
				2.3 V to 2.7 V		9	
				3 V to 3.6 V		12	
$\Delta t/\Delta v$	Input transition rise	or fall rate				5	ns/V
T <sub>A</sub>	Operating free-air te	emperature			-40	85	°C

V<sub>CCI</sub> is the V<sub>CC</sub> associated with the input port.
 V<sub>CCO</sub> is the V<sub>CC</sub> associated with the output port.
 All unused data inputs of the device must be held at V<sub>CCI</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## Electrical Characteristics (1)(2)

over recommended operating free-air temperature range (unless otherwise noted)

DAD	AMETER	TEST COND	ITIONS	V	V	T	<sub>A</sub> = 25°C	;	–40°C to	85°C	UNIT
PAR	AIVIETER	TEST COND	IIIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP	MAX	MIN	MAX	UNII
		I <sub>OH</sub> = -100 μA		1.2 V to 3.6 V	1.2 V to 3.6 V				V <sub>CCO</sub> - 0.2		
		$I_{OH} = -3 \text{ mA}$		1.2 V	1.2 V		0.95				
$V_{OH}$		$I_{OH} = -6 \text{ mA}$	$V_I = V_{IH}$	1.4 V	1.4 V				1.05		V
0		$I_{OH} = -8 \text{ mA}$	]	1.65 V	1.65 V				1.2		
		$I_{OH} = -9 \text{ mA}$		2.3 V	2.3 V				1.75		
		$I_{OH} = -12 \text{ mA}$		3 V	3 V				2.3		
		$I_{OL} = 100 \mu\text{A}$		1.2 V to 3.6 V	1.2 V to 3.6 V					0.2	
		I <sub>OL</sub> = 3 mA		1.2 V	1.2 V		0.15				
\/		I <sub>OL</sub> = 6 mA	\/ \/	1.4 V	1.4 V					0.35	V
$V_{OL}$		I <sub>OL</sub> = 8 mA	$V_I = V_{IL}$	1.65 V	1.65 V					0.45	V
		I <sub>OL</sub> = 9 mA		2.3 V	2.3 V					0.55	
		I <sub>OL</sub> = 12 mA		3 V	3 V					0.7	
I <sub>I</sub>	DIR	$V_I = V_{CCA}$ or GND		1.2 V to 3.6 V	1.2 V to 3.6 V		±0.025	±0.25		±1	μΑ
	A port	\\ or\\ \ 0 to 2 G	V	0 V	0 to 3.6 V		±0.1	±1		±5	^
l <sub>off</sub>	B port	$V_I$ or $V_O = 0$ to 3.6	V	0 to 3.6 V	0 V		±0.1	±1		±5	μΑ
l <sub>OZ</sub>	A or B port	V <sub>O</sub> = V <sub>CCO</sub> or GNE	)	1.2 V to 3.6 V	1.2 V to 3.6 V		±0.5	±2.5		±5	μΑ
				1.2 V to 3.6 V	1.2 V to 3.6 V					10	
$I_{CCA}$		$V_I = V_{CCI}$ or GND,	$I_O = 0$	0 V	3.6 V					-2	μΑ
				3.6 V	0 V					10	
				1.2 V to 3.6 V	1.2 V to 3.6 V					10	
$I_{CCB}$		$V_I = V_{CCI}$ or GND,	$I_O = 0$	0 V	3.6 V					10	μΑ
				3.6 V	0 V					-2	
I <sub>CCA</sub> -	FI <sub>CCB</sub>	$V_I = V_{CCI}$ or GND,	I <sub>O</sub> = 0	1.2 V to 3.6 V	1.2 V to 3.6 V					20	μΑ
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 3.3 V or GND		3.3 V	3.3 V		2.5				pF
C <sub>io</sub>	A or B	V <sub>O</sub> = 3.3 V or GNE	)	3.3 V	3.3 V		6				pF

 $<sup>\</sup>begin{array}{ll} \hbox{(1)} & V_{CCO} \text{ is the } V_{CC} \text{ associated with the output port.} \\ \hbox{(2)} & V_{CCI} \text{ is the } V_{CC} \text{ associated with the input port.} \\ \end{array}$ 

### SN74AVC1T45

# SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

TEXAS INSTRUMENTS www.ti.com

SCES530E-DECEMBER 2003-REVISED JUNE 2006

### **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CCA}$  = 1.2 V (see Figure 1)

PARAMETER	FROM	то	V <sub>CCB</sub> = 1.2 V	V <sub>CCB</sub> = 1.5 V	V <sub>CCB</sub> = 1.8 V	V <sub>CCB</sub> = 2.5 V	V <sub>CCB</sub> = 3.3 V	UNIT													
PARAMETER	(INPUT)	(OUTPUT)	TYP	TYP	TYP	TYP	TYP	UNII													
t <sub>PLH</sub>	А	В	3.3	2.7	2.4	2.3	2.4	20													
t <sub>PHL</sub>	A	Ь	3.3	2.7	2.4	2.3	2.4	ns													
t <sub>PLH</sub>	В	Α	3.3	3.1	2.9	2.8	2.7	ns													
t <sub>PHL</sub>	Б	A	3.3	3.1	2.9	2.8	2.7	115													
t <sub>PHZ</sub>	DIR	Α	5.1	5.2	5.3	5.2	3.7	no													
$t_{PLZ}$	אוט	A	5.1	5.2	5.3	5.2	3.7	ns													
t <sub>PHZ</sub>	DIR	В	5.3	4.3	4	3.3	3.7	ns													
t <sub>PLZ</sub>	אוט	Ь	5.3	4.3	4	3.3	3.7	115													
t <sub>PZH</sub> <sup>(1)</sup>	DIR	Α	8.6	7.3	6.8	6.1	6.4	ns													
t <sub>PZL</sub> <sup>(1)</sup>	אוט	A	8.6	7.3	6.8	6.1	6.4	115													
t <sub>PZH</sub> <sup>(1)</sup>	DID	В	8.3	7.8	7.7	7.5	5.8	20													
t <sub>PZL</sub> <sup>(1)</sup>	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR B	8.3	7.8	7.7	7.5	5.8	ns

<sup>(1)</sup> The enable time is a calculated value, derived using the formula shown in the enable times section.

### **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CCA}$  = 1.5 V  $\pm$  0.1 V (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = 1.2 V	V <sub>CCB</sub> = ± 0.1	V <sub>CCB</sub> = 1.5 V ± 0.1 V		V <sub>CCB</sub> = 1.8 V ± 0.15 V		2.5 V 2 V	V <sub>CCB</sub> = 3.3 V ± 0.3 V		UNIT
	(INPUI)	(0011-01)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Α	В	2.9	0.7	5.6	0.6	5.2	0.5	4.2	0.5	3.8	ns
t <sub>PHL</sub>	^	В	2.9	0.7	5.6	0.6	5.2	0.5	4.2	0.5	3.8	115
t <sub>PLH</sub>	В	Α	2.6	0.6	5.5	0.4	5.3	0.3	4.9	0.3	4.8	ne
t <sub>PHL</sub>	Б	A	2.6	0.6	5.5	0.4	5.3	0.3	4.9	0.3	4.8	ns
t <sub>PHZ</sub>	DIR	Α	3.8	1.6	6.7	1.5	6.8	0.3	6.9	0.9	6.9	ns
t <sub>PLZ</sub>	DIK	A	3.8	1.6	6.7	1.5	6.8	0.3	6.9	0.9	6.9	115
t <sub>PHZ</sub>	DIR	В	5.1	1.8	8.1	1.6	7.1	1.1	4.7	1.4	4.5	20
t <sub>PLZ</sub>	DIK	Ь	5.1	1.8	8.1	1.6	7.1	1.1	4.7	1.4	4.5	ns
t <sub>PZH</sub> <sup>(1)</sup>	DIR	Α	7.7		13.6		12.4		9.6		9.3	ns
t <sub>PZL</sub> <sup>(1)</sup>	DIK	A	7.7		13.6		12.4		9.6		9.3	115
t <sub>PZH</sub> <sup>(1)</sup>	DIR	В	6.7		12.3		12		11.1		10.7	ns
t <sub>PZL</sub> <sup>(1)</sup>	DIK	Б	6.7		12.3		12		11.1		10.7	115

<sup>(1)</sup> The enable time is a calculated value, derived using the formula shown in the enable times section.

### **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CCA}$  = 1.8 V  $\pm$  0.15 V (see Figure 1)

PARAMETER	FROM (INPUT)	_	V <sub>CCB</sub> = 1.2 V	V <sub>CCB</sub> = ± 0.1	1.5 V I V	V <sub>CCB</sub> = ± 0.1		V <sub>CCB</sub> = 2.5 V ± 0.2 V		V <sub>CCB</sub> = 3.3 V ± 0.3 V		UNIT
	(INPOT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Α	В	2.7	0.6	5.3	0.5	5	0.4	3.9	0.4	3.4	20
t <sub>PHL</sub>	А	Ь	2.7	0.6	5.3	0.5	5	0.4	3.9	0.4	3.4	ns
t <sub>PLH</sub>	В	Α	2.3	0.5	5.2	0.4	5	0.3	4.6	0.2	4.4	no
t <sub>PHL</sub>	ь	A	2.3	0.5	5.2	0.4	5	0.3	4.6	0.2	4.4	ns
t <sub>PHZ</sub>	DIR	Α	3.8	1.6	5.9	1.6	5.9	1.6	5.9	0.5	6	20
t <sub>PLZ</sub>	אוט	A	3.8	1.6	5.9	1.6	5.9	1.6	5.9	0.5	6	ns
t <sub>PHZ</sub>	DIR	В	5	1.8	7.7	1.4	6.8	1	4.4	1.4	5.3	20
t <sub>PLZ</sub>	DIK	Ь	5	1.8	7.7	1.4	6.8	1	4.4	1.4	5.3	ns
t <sub>PZH</sub> <sup>(1)</sup>	DIR	Α	7.3		12.9		11.8		9		8.7	ns
t <sub>PZL</sub> <sup>(1)</sup>	DIK	A	7.3		12.9		11.8		9		8.7	115
t <sub>PZH</sub> <sup>(1)</sup>	DIR	В	6.5		11.2		10.9		9.8		9.4	20
t <sub>PZL</sub> <sup>(1)</sup>	ЫK	В	6.5		11.2		10.9		9.8		9.4	ns

<sup>(1)</sup> The enable time is a calculated value, derived using the formula shown in the *enable times* section.

### **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CCA}$  = 2.5 V  $\pm$  0.2 V (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = 1.2 V	V <sub>CCB</sub> = ± 0.1	1.5 V I V	V <sub>CCB</sub> = ± 0.1		V <sub>CCB</sub> = ± 0.2		$V_{CCB}$ = 3.3 V $\pm$ 0.3 V		UNIT																
	(INPOT)	(0011-01)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX																	
t <sub>PLH</sub>	А	В	2.6	0.5	4.9	0.4	4.6	0.3	3.4	0.3	3	ns																
t <sub>PHL</sub>	A	Ь	2.6	0.5	4.9	0.4	4.6	0.3	3.4	0.3	3	115																
t <sub>PLH</sub>	В	А	2.2	0.4	4.2	0.3	3.8	0.2	3.4	0.2	3.3	20																
t <sub>PHL</sub>	Ь	A	2.2	0.4	4.2	0.3	3.8	0.2	3.4	0.2	3.3	ns																
t <sub>PHZ</sub>	DIR	Α	2.8	0.3	3.8	0.8	3.8	0.4	3.8	0.5	3.8	no																
t <sub>PLZ</sub>	DIK	A	2.8	0.3	3.8	0.8	3.8	0.4	3.8	0.5	3.8	ns																
t <sub>PHZ</sub>	DIR	В	4.9	2	7.6	1.5	6.5	0.6	4.1	1	4	20																
t <sub>PLZ</sub>	DIK	В	4.9	2	7.6	1.5	6.5	0.6	4.1	1	4	ns																
t <sub>PZH</sub> <sup>(1)</sup>	DIR	^	7.1		11.8		10.3		7.5		7.3	20																
t <sub>PZL</sub> <sup>(1)</sup>	אוט	Α	7.1		11.8		10.3		7.5		7.3	ns																
t <sub>PZH</sub> <sup>(1)</sup>	DID	В	5.4		8.6		8.1		7		6.6	20																
t <sub>PZL</sub> <sup>(1)</sup>	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR B	5.4		8.6		8.1		7		6.6	ns

<sup>(1)</sup> The enable time is a calculated value, derived using the formula shown in the enable times section.

## SN74AVC1T45

# SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

TEXAS INSTRUMENTS www.ti.com

SCES530E-DECEMBER 2003-REVISED JUNE 2006

### **Switching Characteristics**

over recommended operating free-air temperature range,  $\rm V_{CCA}$  = 3.3 V  $\pm$  0.3 V (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = 1.2 V	V <sub>CCB</sub> = ± <b>0</b> .1	V <sub>CCB</sub> = 1.5 V ± 0.1 V		V <sub>CCB</sub> = 1.8 V ± 0.15 V		2.5 V 2 V	V <sub>CCB</sub> = 3.3 V ± 0.3 V		UNIT																
	(INPOT)	(0011-01)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX																	
t <sub>PLH</sub>	А	В	2.6	0.4	4.7	0.3	4.4	0.2	3.3	0.2	2.8	20																
t <sub>PHL</sub>	A	Ь	2.6	0.4	4.7	0.3	4.4	0.2	3.3	0.2	2.8	ns																
t <sub>PLH</sub>	В	Α	2.2	0.4	3.8	0.3	3.4	0.2	3	0.1	2.8	nc																
t <sub>PHL</sub>	ь	A	2.2	0.4	3.8	0.3	3.4	0.2	3	0.1	2.8	ns																
t <sub>PHZ</sub>	DIR	Α	3.1	1.3	4.3	1.3	4.3	1.3	4.3	1.3	4.3	20																
t <sub>PLZ</sub>	DIK	A	3.1	1.3	4.3	1.3	4.3	1.3	4.3	1.3	4.3	ns																
t <sub>PHZ</sub>	DIR	В	4	0.7	7.4	0.6	6.5	0.7	4	1.5	4.9	20																
t <sub>PLZ</sub>	DIK	Ь	4	0.7	7.4	0.6	6.5	0.7	4	1.5	4.9	ns																
t <sub>PZH</sub> <sup>(1)</sup>	DIR	Α	6.2		11.2		9.9		7		6.7	20																
t <sub>PZL</sub> <sup>(1)</sup>	אוט	A	6.2		11.2		9.9		7		6.7	ns																
t <sub>PZH</sub> <sup>(1)</sup>	DID	В	5.7		8.9		8.5		7.2		6.8	20																
t <sub>PZL</sub> <sup>(1)</sup>	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	В	5.7		8.9		8.5		7.2		6.8	ns

<sup>(1)</sup> The enable time is a calculated value, derived using the formula shown in the enable times section.

### **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

P	ARAMETER	TEST CONDITIONS	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.2 V	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.5 V	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.8 V	V <sub>CCA</sub> = V <sub>CCB</sub> = 2.5 V	V <sub>CCA</sub> = V <sub>CCB</sub> = 3.3 V	UNIT	
		CONDITIONS	TYP	TYP	TYP	TYP	TYP		
C (1)	A-port input, B-port output	$C_L = 0 \text{ pF},$ $f = 10 \text{ MHz},$	3	3	3	3	4	pF	
C <sub>pdA</sub> <sup>(1)</sup> B	B-port input, A-port output	$t_r = t_f = 1 \text{ ns}$	13	13	14	15	15	pr 	
C (1)	A-port input, B-port output	$C_L = 0 \text{ pF},$	13	13	14	15	15	5 F	
C <sub>pdB</sub> <sup>(1)</sup>	B-port input, A-port output	f = 10  MHz, $t_r = t_f = 1 \text{ ns}$	3	3	3	3	3	pF	

<sup>(1)</sup> Power dissipation capacitance per transceiver

### **Power-Up Considerations**

A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies. To guard against such power-up problems, take the following precautions:

- 1. Connect ground before any supply voltage is applied.
- 2. Power up V<sub>CCA</sub>.
- 3.  $V_{CCB}$  can be ramped up along with or after  $V_{CCA}$ .


Table 1. Typical Total Static Power Consumption (I<sub>CCA</sub> + I<sub>CCB</sub>)


V	V <sub>CCA</sub>								
V <sub>CCB</sub>	0 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	UNIT		
0 V	0	<0.5	<0.5	<0.5	<0.5	<0.5			
1.2 V	<0.5	<1	<1	<1	<1	1			
1.5 V	<0.5	<1	<1	<1	<1	1			
1.8 V	<0.5	<1	<1	<1	<1	<1	μΑ		
2.5 V	<0.5	1	<1	<1	<1	<1			
3.3 V	<0.5	1	<1	<1	<1	<1			




### **TYPICAL CHARACTERISTICS**


### TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE, $T_A = 25^{\circ}C$ , $V_{CCA} = 1.2 \text{ V}$





# TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE, $T_{\rm A}$ = 25°C, $V_{\rm CCA}$ = 1.5 V










### **TYPICAL CHARACTERISTICS**


### TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE, $T_A = 25^{\circ}C$ , $V_{CCA} = 1.8 \text{ V}$





# TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE, $T_{\text{A}}$ = 25°C, $V_{\text{CCA}}$ = 2.5 V










### **TYPICAL CHARACTERISTICS**

# TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE, $T_{\rm A}$ = 25°C, $V_{\rm CCA}$ = 3.3 V





#### PARAMETER MEASUREMENT INFORMATION




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $dv/dt \geq$  1 V/ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H.  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.
  - I.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.

Figure 1. Load Circuit and Voltage Waveforms

### **APPLICATION INFORMATION**

Figure 2 shows an example of the SN74AVC1T45 being used in a unidirectional logic level-shifting application.



PIN	NAME	FUNCTION	DESCRIPTION
1	V <sub>CCA</sub>	V <sub>CC1</sub>	SYSTEM-1 supply voltage (1.2 V to 3.6 V)
2	GND	GND	Device GND
3	Α	OUT	Output level depends on V <sub>CC1</sub> voltage.
4	В	IN	Input threshold value depends on V <sub>CC2</sub> voltage.
5	DIR	DIR	GND (low level) determines B-port to A-port direction.
6	V <sub>CCB</sub>	V <sub>CC2</sub>	SYSTEM-2 supply voltage (1.2 V to 3.6 V)


Figure 2. Unidirectional Logic Level-Shifting Application

## SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES530E-DECEMBER 2003-REVISED JUNE 2006

#### **APPLICATION INFORMATION**

Figure 3 shows the SN74AVC1T45 being used in a bidirectional logic level-shifting application. Since the SN74AVC1T45 does not have an output-enable (OE) pin, the system designer should take precautions to avoid bus contention between SYSTEM-1 and SYSTEM-2 when changing directions.



The following table shows data transmission from SYSTEM-1 to SYSTEM-2 and then from SYSTEM-2 to SYSTEM-1.

STATE	DIR CTRL	I/O-1	I/O-2	DESCRIPTION
1	Н	Out	In	SYSTEM-1 data to SYSTEM-2
2	Н	Hi-Z	Hi-Z	SYSTEM-2 is getting ready to send data to SYSTEM-1. I/O-1 and I/O-2 are disabled. The bus-line state depends on pullup or pulldown. (1)
3	L	Hi-Z	Hi-Z	DIR bit is flipped. I/O-1 and I/O-2 still are disabled. The bus-line state depends on pullup or pulldown. (1)
4	L	Out	In	SYSTEM-2 data to SYSTEM-1

(1) SYSTEM-1 and SYSTEM-2 must use the same conditions, i.e., both pullup or both pulldown.

Figure 3. Bidirectional Logic Level-Shifting Application

#### **Enable Times**

Calculate the enable times for the SN74AVC1T45 using the following formulas:

- $t_{P7H}$  (DIR to A) =  $t_{P1.7}$  (DIR to B) +  $t_{P1.H}$  (B to A)
- $t_{PZL}$  (DIR to A) =  $t_{PHZ}$  (DIR to B) +  $t_{PHL}$  (B to A)
- $t_{PZH}$  (DIR to B) =  $t_{PLZ}$  (DIR to A) +  $t_{PLH}$  (A to B)
- $t_{PZI}$  (DIR to B) =  $t_{PHZ}$  (DIR to A) +  $t_{PHI}$  (A to B)

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the SN74AVC1T45 initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.





i.com 10-Jan-2007

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74AVC1T45DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC1T45DBVRE4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC1T45DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC1T45DBVTE4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC1T45DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC1T45DCKRE4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC1T45DCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC1T45DCKTE4	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC1T45DRLR	ACTIVE	SOP	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVC1T45YZPR	ACTIVE	WCSP	YZP	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## DBV (R-PDSO-G6)

### PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



## DCK (R-PDSO-G6)

### PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



## DRL (R-PDSO-N6)

### PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. JEDEC package registration is pending.



## YZP (R-XBGA-N6)

### DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree  $^{\text{TM}}$  package configuration.
- D. This package is lead-free. Refer to the 6 YEP package (drawing 4204725) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265