# **Dual Supply Octal Translating Transceiver**

# with 3-State Outputs

The 74LVX4245 is a 24–pin dual–supply, octal translating transceiver that is designed to interface between a 5.0~V bus and a 3.0~V bus in a mixed 3.0~V / 5.0~V supply environment such as laptop computers using a 3.3~V CPU and 5.0~V LCD display. The A port interfaces with the 5V bus; the B port interfaces with the 3.0~V bus.

The Transmit/Receive  $(T/\overline{R})$  input determines the direction of data flow. Transmit (active–High) enables data from the A port to the B port. Receive (active–Low) enables data from the B port to the A port. The Output Enable  $(\overline{OE})$  input, when High, disables both A and B ports by placing them in 3–State.

#### **Features**

- Bi-directional Interface Between 5.0 V and 3.0 V Buses
- Control Inputs Compatible with TTL Level
- 5.0 V Data Flow at A Port and 3.0 V Data Flow at B Port
- Outputs Source/Sink 24 mA at 5.0 V Bus and 12 mA at 3.0 V Bus
- Guaranteed Simultaneous Switching Noise Level and Dynamic Threshold Performance
- Available in SOIC and TSSOP Packages
- Functionally Compatible with the 74 Series 245
- Pb-Free Packages are Available\*





Figure 1. 24-Lead Pinout (Top View)



http://onsemi.com

#### MARKING DIAGRAMS







A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

#### **PIN NAMES**

Pins	Function
OE T/R A0–A7	Output Enable Input Transmit/Receive Input Side A 3–State Inputs or 3–State Outputs
B0-B7	Side B 3–State Inputs or 3–State Outputs

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

<sup>\*</sup>For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Figure 2. Logic Diagram

INP	UTS	OPERATING MODE
ŌĒ	T/R	Non-Inverting
L	L	B Data to A Bus
L	Н	A Data to B Bus
Н	Х	Z

 $H = High\ Voltage\ Level;\ L = Low\ Voltage\ Level;\ Z = High\ Impedance\ State;\ X = High\ or\ Low\ Voltage\ Level$  and Transitions are Acceptable; For I<sub>CC</sub> reasons, Do Not Float Inputs

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Paramet	er	Value	Condition	Unit
V <sub>CCA</sub> , V <sub>CCB</sub>	DC Supply Voltage		-0.5 to +7.0		V
VI	DC Input Voltage	ŌĒ, T/R	–0.5 to V <sub>CCA</sub> +0.5		V
V <sub>I/O</sub>	DC Input/Output Voltage	An	-0.5 to V <sub>CCA</sub> +0.5		V
		Bn	-0.5 to V <sub>CCB</sub> +0.5		V
I <sub>IK</sub>	DC Input Diode Current	ŌĒ, T/R	±20	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current		±50	$V_O < GND; V_O > V_{CC}$	mA
Io	DC Output Source/Sink Current		±50		mA
I <sub>CC</sub> , I <sub>GND</sub>	DC Supply Current	Per Output Pin Maximum Current at I <sub>CCA</sub> Maximum Current at I <sub>CCB</sub>	±50 ±200 ±100		mA
T <sub>STG</sub>	Storage Temperature Range		-65 to +150		°C
Latchup	DC Latchup Source/Sink Current		±300		mA

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter				Max	Unit
V <sub>CCA</sub> , V <sub>CCB</sub>	Supply Voltage	V <sub>CCA</sub> V <sub>CCB</sub>		4.5 2.7	5.5 3.6	V
VI	Input Voltage $\overline{OE}$ , T/ $\overline{R}$				V <sub>CCA</sub>	V
V <sub>I/O</sub>	Input/Output Voltage	An Bn		0 0	V <sub>CCA</sub> V <sub>CCB</sub>	V
T <sub>A</sub>	Operating Free–Air Temperature			-40	+85	°C
Δt/ΔV	Minimum Input Edge Rate $V_{IN}$ from 30% to 70% of $V_{CC}$ ; $V_{CC}$ at 3.0V, 4.5V, 5.5	5V		0	8	ns/V

#### DC ELECTRICAL CHARACTERISTICS

						T <sub>A</sub> =	25°C	$T_A = -40 \text{ to } +85^{\circ}\text{C}$	
Symbol	Parameter		Condition	V <sub>CCA</sub>	V <sub>CCB</sub>	Тур	Guaranteed Limits		Unit
V <sub>IHA</sub>	Minimum HIGH An, OE Level T/R		V <sub>OUT</sub> ≤ 0.1V	5.5 4.5	3.3 3.3		2.0 2.0	2.0 2.0	V
$V_{IHB}$	Input Voltage	Bn	or ≥ V <sub>CC</sub> – 0.1V	5.0 5.0	3.6 2.7		2.0 2.0	2.0 2.0	V
V <sub>ILA</sub>	Maximum LOW Level	An, <del>OE</del> T/R	V <sub>OUT</sub> ≤ 0.1V	5.5 4.5	3.3 3.3		0.8 0.8	0.8 0.8	V
V <sub>ILB</sub>	Input Voltage	Bn	or ≥ V <sub>CC</sub> – 0.1V	5.0 5.0	2.7 3.6		0.8 0.8	0.8 0.8	V
V <sub>OHA</sub>	Minimum HIGH Level		I <sub>OUT</sub> = -100μA I <sub>OH</sub> = -24mA	4.5 4.5	3.0 3.0	4.50 4.25	4.40 3.86	4.40 3.76	V
V <sub>OHB</sub>	Output Voltage		$I_{OUT} = -100\mu A$ $I_{OH} = -12mA$ $I_{OH} = -8mA$	4.5 4.5 4.5	3.0 3.0 2.7	2.99 2.80 2.50	2.9 2.4 2.4	2.9 2.4 2.4	V
V <sub>OLA</sub>	Maximum LOW Level		I <sub>OUT</sub> = 100μA I <sub>OL</sub> = 24mA	4.5 4.5	3.0 3.0	0.002 0.18	0.10 0.36	0.10 0.44	V
V <sub>OLB</sub>	Output Voltage		$I_{OUT} = 100\mu A$ $I_{OL} = 12mA$ $I_{OL} = 8mA$	4.5 4.5 4.5	3.0 3.0 2.7	0.002 0.1 0.1	0.10 0.31 0.31	0.10 0.40 0.40	V

#### DC ELECTRICAL CHARACTERISTICS

						T <sub>A</sub> =	25°C	$T_A = -40 \text{ to } +85^{\circ}\text{C}$		
Symbol	Parameter  Max Input Leakage Current  DE, T/R		Condition	ondition V <sub>CCA</sub>		Тур	G	<b>Guaranteed Limits</b>		
I <sub>IN</sub>			V <sub>I</sub> = V <sub>CCA</sub> , GND	5.5	3.6		±0.1	±1.0	μΑ	
I <sub>OZA</sub>	Max 3–State Out- put Leakage	An	$V_I = V_{IH}, V_{IL}$ $\overline{OE} = V_{CCA}$ $V_O = V_{CCA}, GND$	5.5	3.6		±0.5	±5.0	μΑ	
I <sub>OZB</sub>	Max 3-State Output Leakage Bn		$V_{I} = V_{IH}, V_{IL}$ $\overline{OE} = V_{CCA}$ $V_{O} = V_{CCB}, GND$	5.5	3.6		±0.5	±5.0	μΑ	
$\Delta I_{CC}$	Maximum I <sub>CCT</sub> per Input	An, <del>OE</del> T/R	V <sub>I</sub> =V <sub>CCA</sub> -2.1V	5.5	3.6	1.0	1.35	1.5	mA	
		Bn	V <sub>I</sub> =V <sub>CCB</sub> -0.6V	5.5	3.6		0.35	0.5	mA	
I <sub>CCA</sub>	Quiescent V <sub>CCA</sub> Supply Current		$\begin{array}{c} \text{An=V}_{\text{CCA}} \text{ or GND} \\ \text{Bn=V}_{\text{CCB}} \text{ or GND} \\ \overline{\text{OE=GND}} \\ \text{T/R=GND} \end{array}$	5.5	3.6		8	80	μΑ	
I <sub>CCB</sub>	Quiescent V <sub>CCB</sub> Supply Current		An= $V_{CCA}$ or GND Bn= $V_{CCB}$ or GND $\overline{OE}$ =GND $T/\overline{R}$ = $V_{CCA}$	5.5	3.6		5	50	μΑ	
V <sub>OLPA</sub> V <sub>OLPB</sub>	Quiet Output Max Dynamic V <sub>OL</sub>		Notes 1, 2	5.0 5.0	3.3 3.3		1.5 1.2		V	
V <sub>OLVA</sub> V <sub>OLVB</sub>	Quiet Output Min Dynamic V <sub>OL</sub>		Notes 1, 2	5.0 5.0	3.3 3.3		-1.2 -0.8		V	
V <sub>IHDA</sub> V <sub>IHDB</sub>	Min HIGH Level Dynamic Input Voltage		Notes 1, 3	5.0 5.0	3.3 3.3		2.0 2.0		V	
V <sub>ILDA</sub> V <sub>ILDB</sub>	Max LOW Level Dynamic Input Voltage		Notes 1, 3	5.0 5.0	3.3 3.3		0.8 0.8		V	

### **CAPACITIVE CHARACTERISTICS**

Symbol	Parameter	Condition	Typical	Unit
C <sub>IN</sub>	Input Capacitance	$V_{CCA} = 5.0V; V_{CCB} = 3.3V$	4.5	pF
C <sub>I/O</sub>	Input/Output Capacitance	$V_{CCA} = 5.0V; V_{CCB} = 3.3V$	15	pF
C <sub>PD</sub>	Power Dissipation Capacitance B— (Measured at 10MHz) A—	CCA	55 40	pF

Worst case package.
 Max number of outputs defined as (n). Data inputs are driven 0V to V<sub>CC</sub> level; one output at GND.
 Max number of data inputs (n) switching. (n-1) inputs switching 0V to V<sub>CC</sub> level. Input under test switching: V<sub>CC</sub> level to threshold (V<sub>ILD</sub>), 0V to threshold (V<sub>ILD</sub>), f = 1MHz.

#### **AC ELECTRICAL CHARACTERISTICS**

			= -40 to +85 C <sub>L</sub> = 50pF		T <sub>A</sub> = -40 C <sub>L</sub> =	50pF	
			$_{CA} = 5V \pm 0.5$ $_{CB} = 3.3V \pm 0.5$		V <sub>CCA</sub> = 5		
Symbol	Parameter	Min	Typ (Note 4)	Max	Min	Max	Unit
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay A to B	1.0 1.0	5.1 5.3	9.0 9.0	1.0 1.0	10.0 10.0	ns
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay B to A	1.0 1.0	5.4 5.5	9.0 9.0	1.0 1.0	10.0 10.0	ns
t <sub>PZL</sub> t <sub>PZH</sub>	Output Enable Time $\overline{OE}$ to B	1.0 1.0	6.5 6.7	10.5 10.5	1.0 1.0	11.5 11.5	ns
t <sub>PZL</sub> t <sub>PZH</sub>	Output Enable Time OE to A	1.0 1.0	5.2 5.8	9.5 9.5	1.0 1.0	10.0 10.0	ns
t <sub>PHZ</sub>	Output Disable Time OE to B	1.0 1.0	6.0 3.3	10.0 7.0	1.0 1.0	10.0 7.5	ns
t <sub>PHZ</sub>	Output Disable Time OE to A		3.9 2.9	7.5 7.0	1.0 1.0	7.5 7.5	ns
t <sub>OSHL</sub> t <sub>OSLH</sub>	Output to Output Skew, Data to Output (Note 5)		1.0	1.5		1.5	ns

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74LVX4245DW	SOIC-24	30 Units / Rail
MC74LVX4245DWR2	SOIC-24	1000 Tape & Reel
MC74LVX4245DWR2G	SOIC-24 (Pb-Free)	1000 Tape & Reel
MC74LVX4245DT	TSSOP-24*	62 Units / Rail
MC74LVX4245DTR2	TSSOP-24*	2500 Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
\*This package is inherently Pb–Free.

Typical values at V<sub>CCA</sub> = 5.0V; V<sub>CCB</sub> = 3.3V at 25°C.
 Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>); parameter
 guaranteed by design.

#### **Dual Supply Octal Translating Transceiver**

The 74LVX4245 is a is a dual—supply device well capable of bidirectional signal voltage translation. This level shifting ability provides an excellent interface between low voltage CPU local bus and a standard 5.0 V I/O bus. The device control inputs can be controlled by either the low voltage CPU and core logic or a bus arbitrator with 5.0 V I/O levels.

The LVX4245 is ideal for mixed voltage applications such as notebook computers using a 3.3 V CPU and 5.0 V peripheral devices.

#### Applications:

#### **Mixed Mode Dual Supply Interface Solutions**

The LVX4245 is designed to solve 3.0~V/5.0~V interfaces when CMOS devices cannot tolerate I/O levels above their applied  $V_{\rm CC}$ . If an I/O pin of a 3.0~V device is driven by a 5.0~V device, the P–Channel transistor in the 3.0~V device will conduct – causing current flow from the I/O bus to the 3.0~V power supply. The result may be destruction of the 3.0~V device through latchup effects. A current limiting resistor may be used to prevent destruction, but it causes speed degradation and needless power dissipation.

A better solution is provided in the LVX4245. It provides two different output levels that easily handle the dual voltage interface. The A port is a dedicated 5.0 V port; the B port is a dedicated 3.0 V port.

Since the LVX4245 is a '245 transceiver, the user may either use it for bidirectional or unidirectional applications. The center 20 pins are configured to match a '245 pinout. This enables the user to easily replace this level shifter with a 3.0 V '245 device without additional layout work or remanufacture of the circuit board (when both buses are 3.0 V).




Figure 3. 3.3V/5V Interface Block Diagram

#### Powering Up the LVX4245

When powering up the LVX4245, please note that if the  $V_{CCB}$  pin is powered—up well in advance of the  $V_{CCA}$  pin, several milliamps of either  $I_{CCA}$  or  $I_{CCB}$  current will result. If the  $V_{CCA}$  pin is powered—up in advance of the  $V_{CCB}$  pin then only nanoamps of Icc current will result. In actuality the  $V_{CCB}$  can be powered "slightly" before the  $V_{CCA}$  without the current penalty, but this "setup time" is dependent on the power—up ramp rate of the  $V_{CC}$  pins. With a ramp rate of approximately 50 mV/ns (50V/ $\mu$ s) a 25 ns setup time was observed ( $V_{CCB}$  before  $V_{CCA}$ ). With a 7.0 V/ $\mu$ s rate, the setup time was about 140ns. When all is said and done, the safest powerup strategy is to simply power  $V_{CCA}$  before  $V_{CCB}$ . One more note: if the  $V_{CCB}$  ramp rate is faster than the  $V_{CCA}$  ramp rate then power problems might still occur, even if the  $V_{CCA}$  powerup began prior to the  $V_{CCB}$  powerup.




Figure 4. MC74LVX4245 Fits Into a System with 3V Subsystem and 5V Subsystem






Figure 5. MC74LVX4245 Pin Arrangement Is Compatible to 20-Pin 74 Series '245s



#### WAVEFORM 1 - PROPAGATION DELAYS


 $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz;  $t_W = 500$ ns



#### WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES

 $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz;  $t_W = 500$ ns

Figure 6. AC Waveforms



TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub> , t <sub>PZH</sub> , t <sub>PHZ</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	$2 \times V_{CC}$

 $C_L = 50 pF$  or equivalent (Includes jig and probe capacitance)


 $R_L = R_1 = 500\Omega$  or equivalent

 $R_T = Z_{OUT}$  of pulse generator (typically 50 $\Omega$ )

Figure 7. Test Circuit

#### **PACKAGE DIMENSIONS**

SOIC-24 **DW SUFFIX** CASE 751E-04 **ISSUE E** 




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	15.25	15.54	0.601	0.612	
В	7.40	7.60	0.292	0.299	
С	2.35	2.65	0.093	0.104	
D	D 0.35 0.4	0.49	0.014	0.019	
F	0.41	0.90	0.016	0.035	
G	1.27	BSC	0.050	BSC	
J	0.23	0.32	0.009	0.013	
K	0.13	0.29	0.005	0.011	
M	0 °	8°	0°	8°	
P	10.05	10.55	0.395	0.415 0.029	
R	0.25	0.75	0.010		

#### PACKAGE DIMENSIONS

#### TSSOP-24 DT SUFFIX CASE 948H-01 ISSUE A



ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.



Load / Relay print version | download overview Drivers (23) MOSFET / IGBT Drivers (60) MC74LVX4245: Dual Supply Octal Translating Display / LED **Transceiver** Drivers (44) Hot Swap (10) × Overview × × Packages × Hybrid Diodes (2) »View Reliability Data Datasheet: Dual Supply Octal Translating Transceiver Rev. 4 (85.0kB) Linear Voltage »View Material Composition Regulators (2148) »Product Change Notification (14) General **Product Description** Purpose (855) The 74LVX4245 is a 24-pin dual-supply, octal translating transceiver that is designed to interface between a 5V bus and a 3V bus in a mixed 3V/5V supply environment such as laptop computers using a 3.3V CPU and 5V LCD display. Low Drop The A port interfaces with the 5V bus; the B port interfaces with the 3V bus. Out (1293) **Voltage** The Transmit/Receive (T/Rbar) input determines the direction of data flow. Transmit (active-High) enables data from References (201) the A port to the B port. Receive (active-Low) enables data from the B port to the A port. The Output Enable (OEbar) input, when High, disables both A and B ports by placing them in 3-State. Voltage Supervisory (552) • Bi-directional Interface Between 5V and 3V Buses Amplifiers (507) Control Inputs Compatible with TTL Level • 5V Data Flow at A Port and 3V Data Flow at B Port Audio Amplifiers (22) • Outputs Source/Sink 24mA at 5V Bus and 12mA at 3V Bus Compandors (23) Guaranteed Simultaneous Switching Noise Level and Dynamic Threshold Performance • Available in SOIC and TSSOP Packages **Operational** • Functionally Compatible with the 74 Series 245 Amplifiers (453) Pb-Free Packages are Available\* General **Technical Information** <u>Purpose (191)</u> Data Sheets (1) Package Drawings (2) Availability and Samples High Current (> 1 Package Container A) (12) Budgetary New Pb-free Description **Product** Status Case MSL\* Type Pins Outline Type Qty. Price/Unit High Speed (> 100 MHz) (29) **Dual Supply** Low Noise (< 8 Octal Active, 948H-\$0.8666 LEAD MC74LVX4245DT 24 Rail 62 Not Rec TSSOP Translating Inventory  $nV/\sqrt{Hz}$ ) (92) Transceiver Low Power (< 1 **Dual Supply** 24 \$0.8666 mA) (45) Octal MC74LVX4245DTG Active LEAD 24 Rail 62 **Order Samples** Translating Low Voltage (< 2 **TSSOP** Inventory Transceiver V) (84) **Dual Supply** Transconductance Tape Octal \$0.8666 Active, MC74LVX4245DTR2 LEAD 2500 and Amplifiers (9) Not Rec TSSOP Translating Inventory Reel Transceiver Comparators (104) **Dual Supply** MC74LVX4245DTR2G Octal Active 24 Tape 2500 \$0.8666 Dual Comparators (37) Translating LEAD and Order Samples

			Transceiver		TSSOP			Reel		Inventory
[	Quad Comparators (42) Single Comparators (25) Analog Switches (270)	) MC74LVX4245DWG	Dual Supply Octal Translating Transceiver	Active	SOIC 24 LEAD 24	751E- 04	3	Rail		\$0.8666 Order Samples Inventory
•	Audio Switches (25)  Multimedia / USB Data	MC74LVX4245DWR2G	Dual Supply Octal Translating Transceiver	Active	SOIC 24 LEAD 24	751E- 04	3	Tape and Reel	1000	\$0.8666 Order Samples Inventory
[	Switches (7) General Purpose Switches (238)	MC74LVX4245DW	Dual Supply Octal Translating Transceiver	Active	SOIC 24 LEAD 24	751E- 04	1	Rail		\$0.8666 Inventory
0	Programmable Unijunction Transistors (PUTs) (13)	MC74LVX4245DWR2	Dual Supply Octal Translating Transceiver	Active	SOIC 24 LEAD 24	751E- 04	1	Tape and Reel		\$0.8666
	SIDACs (10)	Moisture Sensitivity level (MSL) C reflow)	) for surface mount	devices (	lead free meas	sured at 2	260°C r	eflow, 1	non le	ad free at 235°
	Silicon Controlled Rectifiers (SCRs) (184)	I <sub>O</sub> Max (mA) : 24 Channels : 8								
	Thyristor Surge	V <sub>CC</sub> Max (V) : 3.6								
	Protection Devices (TSPDs) (61)	t <sub>nd</sub> Max (ns) : 10								
	<u>Triacs (159)</u>	V <sub>CC</sub> Min (V) : 2.7								
	<u>➤ Diodes (2310)</u>	Package : 24 LEAD TSSO Output : 3-State	P							
o l	Schottky Diodes (427)	Market Leadtime (weeks)	: 2 to 4							
	Small Signal Switching Diodes (206)	Arrow (2007-01-10) ON Semiconductor (2007-01-10)	: In Stock 0) : 2046							
	High Current Voltage	I <sub>O</sub> Max (mA) : 24 Channels : 8								
	Transient Voltage	V <sub>CC</sub> Max (V) : 3.6								
	Suppressors (TVS) (696)	t <sub>pd</sub> Max (ns) : 10								
	Tuning Diodes (22)	V <sub>CC</sub> Min (V) : 2.7								
	Zener Diodes (950)	Package : 24 LEAD TSSO Output : 3-State	P							
•	Rectifiers (287)	( )	: 8 to 12							
	Standard and Fast	Arrow (2007-01-10) Avnet (2007-01-10)	: In Stock : >1K							
	Recovery Rectifiers (77 UltraFast	Future Electronics (2007-01-10)								Pre
	Rectifiers (202)	P&S (2007-01-10)	: <100							Se
	<u>UltraSoft Rectifiers (8)</u>	I <sub>O</sub> Max (mA) : 24 Channels : 8								Cle

Previously Viewed Products





```
Bipolar Transistors (1725) V<sub>CC</sub> Max (V): 3.6
                            t_{pd} Max (ns) : 10
  Audio Transistors (118)
                             V<sub>CC</sub> Min (V): 2.7
  Darlington
  Transistors (230)
                             Package
                                           : 24 LEAD TSSOP
                             Output
                                           : 3-State
  Bias Resistor
  Transistors
                             Market Leadtime (weeks)
                                                                : 2 to 4
  (BRTs) (249)
                             Digi-Key (2007-01-10)
                                                                :>1K
      General Purpose
                             ON Semiconductor (2007-01-10): 10000
       Transistors (1039)
                             I<sub>O</sub> Max (mA) : 24
         High Power (\geq 1
                             Channels
                                           : 8
        W) (392)
                             V<sub>CC</sub> Max (V): 3.6
         Low Power (< 1
                             t<sub>pd</sub> Max (ns) : 10
        <u>W) (647)</u>
                             V<sub>CC</sub> Min (V): 2.7
  IGBTs (25)
                             Package
                                           : 24 LEAD TSSOP
  Low V<sub>CE(Sat)</sub>
                                           : 3-State
                             Output
  Transistors (39)
                             Market Leadtime (weeks)
                                                               : 4 to 8
  RF Transistors (up to 2
                             Digi-Key (2007-01-10)
                                                               :>1K
  GHz) (25)
                             Future Electronics (2007-01-10): In Stock
FETs (802)
                             P&S (2007-01-10)
                                                               :>1K
                             I<sub>O</sub> Max (mA) : 24
  JFETs (51)
                             Channels
                                           : 8
  MOSFETs (722)
                             V<sub>CC</sub> Max (V): 3.6
  Protected
                             t<sub>pd</sub> Max (ns) : 10
  MOSFETs (29)
                             V<sub>CC</sub> Min (V): 2.7
Circuit Protection (242)
                             Package
                                           : SOIC 24 LEAD
      EMI and RFI Filters
                             Output
                                           : 3-State
       (48)
                             Market Leadtime (weeks)
                                                                : 2 to 4
        Audio Filters (8)
                             Avnet (2007-01-10)
                                                                : <1K
         Data Line
                             ON Semiconductor (2007-01-10): 120
         Filters (29)
                             Channels
                                           : 8
        USB Filters (11)
                             I<sub>O</sub> Max (mA) : 24
      Transient Voltage /
                             V_{CC} Max (V): 3.6
      ESD Protection
                             t_{nd} Max (ns) : 10
       (133)
                             V<sub>CC</sub> Min (V): 2.7
        General ESD (92)
                             Package
                                           : SOIC 24 LEAD
         Load Protection
         Switch (4)
                             Output
                                           : 3-State
                             Market Leadtime (weeks)
                                                                : 2 to 4
         Low Capacitance
         ESD (37)
                             Digi-Key (2007-01-10)
                                                                :>1K
```

# **■** Design Support

- <u>Technical</u> Documentation
- <u>Design</u> Resources
- Applications
- Technical Support
- Sales Support






×

```
Telecom Line
      Protection (61)
        Thyristor Surge
                            ON Semiconductor (2007-01-10): 5000
         Protection
                            P&S (2007-01-10)
                                                              :>1K
         Devices
        (TSPDs) (61)
                            I<sub>O</sub> Max (mA) : 24
                            Channels
Clock Management (808)
                            V<sub>CC</sub> Max (V): 3.6
  Clock Distribution (252)
                            t<sub>pd</sub> Max (ns) : 10
      Clock Generation
                            V<sub>CC</sub> Min (V): 2.7
      (269)
                                          : SOIC 24 LEAD
                            Package
        Amplifier (23)
                                          : 3-State
                            Output
         Divider (197)
                            Market Leadtime (weeks): 8 to 12
         Phase / Frequency
                            Avnet (2007-01-10)
                                                      : <1K
         Detector
                            I<sub>O</sub> Max (mA) : 24
        (PLL) (18)
                            Channels
                                        : 8
         Prescaler
                            V<sub>CC</sub> Max (V): 3.6
        (PLL) (21)
        VCO (PLL) (10)
                            t<sub>pd</sub> Max (ns) : 10
  Clock Synthesis (62)
                            V<sub>CC</sub> Min (V): 2.7
  EMI Suppression
                            Package
                                          : SOIC 24 LEAD
  Clocks (12)
                            Output
                                          : 3-State
  Skew Management (38)
                           Market Leadtime (weeks)
                                                              : 2 to 4
                            ON Semiconductor (2007-01-10): 6000
  Zero Delay
                           Selected Electrical Specifications
  Buffers (175)
Differential Logic (ECL)
                           For full electrical specifications, see the datasheet.
  Buffers (112)
                             Symbol Boundary Value Unit
                                                                                                    Condition
                            V_{CC}
                                                           V
                                      min
                                                   2.7
  Coax Drivers (23)
                            V_{CC}
                                      max
                                                   3.6
                                                           V
  Comparators (15)
                                                  10
                                                          ns A to B, T_A = 25 degrees C, C_L = 50 pF, V_{CCA} = 5 Volts, V_{CCB} = 2.7 Volts
                            t<sub>pd</sub>
                                      max
  Counters (46)
                                                          _{mA} V_{CC} = 5 Volts
                            I_{O}
                                                   24
                                      max
  Crosspoint
                                                  3-State
  Switches (13)
                            Output
                            Channels
                                                   8
  Flip Flops (224)
  Gates (282)
                           For complete packaging information, see the datasheet
                           »View Material Composition
  Inverters (6)
                           Case Outlines
   Latches (40)
                           751E-04 948H-01
                           Packages
  Miscellaneous (27)
  Multiplexers (220)
```

- Receiver / Drivers (283)
- Registers (97)
  - Serial / Parallel Converters (33)
- Translators (389)
- Interface (203)
  - Data Transmission (79)
  - General Interface (10)
    - Load / Relay
  - Drivers (21)
    - Modulator /
  - Demodulators (14)
  - Motor Control (53)
    - Smart Card and SIM
  - <u>Card Interfaces (13)</u>
  - Timers (13)
- Standard Logic (2405)
  - <u>Buffers (422)</u>
  - Bus Interface (4)
  - Comparators (5)
  - <u>Counters (153)</u>
  - Flip Flops (252)
  - Gates (523)
  - Inverters (303)
  - \_\_\_\_\_<u>Latches (175)</u>
  - Miscellaneous (62)
  - Multiplexers (275)
  - Multivibrators (30)
  - Transceivers (106)
  - Registers (85)
  - Translators (10)
- ➤ Product Services

0

- Check Availability
- Order Samples



- Competitor Cross Reference
- Product Change Notifications
- Reliability Data
  - Find / Replace Obsolete / EOL
- Products

Copyright © 1999-2007 ON Semiconductor Privacy Policy Terms of Use Site Map Careers Contact Us Terms and Conditions