BCD Decade Counters/ 4-Bit Binary Counters

The LS161A/163A are high-speed 4-bit synchronous counters. They are edge-triggered, synchronously presettable, and cascadable MSI building blocks for counting, memory addressing, frequency division and other applications. The LS161A and LS163A count modulo 16 (binary).

The LS161A has an asynchronous Master Reset (Clear) input that overrides, and is independent of, the clock and all other control inputs. The LS163A has a Synchronous Reset (Clear) input that overrides all other control inputs, but is active only during the rising clock edge.

	Binary (Modulo 16)
Asynchronous Reset	LS161A
Synchronous Reset	LS163A

- Synchronous Counting and Loading
- Two Count Enable Inputs for High Speed Synchronous Expansion
- Terminal Count Fully Decoded
- Edge-Triggered Operation
- Typical Count Rate of 35 MHz
- ESD > 3500 Volts

GUARANTEED OPERATING RANGES


• Synchro	onous Counting and Loadir	ıg					
• Two Co	ount Enable Inputs for High	Speed	Synchro	nous Ex	pansion		
• Termina	al Count Fully Decoded					C	0.
• Edge-T	riggered Operation					05	
 Typical 	Count Rate of 35 MHz				C)	
• ESD >	3500 Volts				S		16. 4
							0
GUARAN	TEED OPERATING RANG	ES					SK.
Symbol	Parameter	Min	Тур	Max	Unit		
V _{CC}	Supply Voltage	4.75	5.0	5.25	v		16
T _A	Operating Ambient Temperature Range	0	25	70	°C		1
I _{OH}	Output Current – High		1	-0.4	mA		ORDEF
I _{OL}	Output Current – Low) c	8.0	mA		Device
			A.				
	6	5					SN74LS161AN
	18		S				SN74LS161AD
	OLEA	K.					SN74LS161ADR2
	X						SN74LS161AM
							1



ON Semiconductor™

http://onsemi.com

LOW POWER SCHOTTKY






SOEIAJ **M SUFFIX CASE 966**

ORDERING INFORMATION

Device	Package	Shipping
SN74LS161AN	16 Pin DIP	2000 Units/Box
SN74LS161AD	SOIC-16	38 Units/Rail
SN74LS161ADR2	SOIC-16	2500/Tape & Reel
SN74LS161AM	SOEIAJ-16	See Note 1
SN74LS161AMEL	SOEIAJ-16	See Note 1
SN74LS163AN	16 Pin DIP	2000 Units/Box
SN74LS163AD	SOIC-16	38 Units/Rail
SN74LS163ADR2	SOIC-16	2500/Tape & Reel
SN74LS163AM	SOEIAJ-16	See Note 1
SN74LS163AMEL	SOEIAJ-16	See Note 1

1. For ordering information on the EIAJ version of the SOIC package, please contact your local ON Semiconductor representative.

CONNECTION DIAGRAM DIP (TOP VIEW)




NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

*MR for LS161A *SR for LS163A


		LOADING	(Note a)
PIN NAMES		HIGH	LOW
PE	Parallel Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.
P ₀ - P ₃	Parallel Inputs	0.5 U.L.	0.25 U.L.
CEP	Count Enable Parallel Input	0.5 U.L.	0.25 U.L.
CET	Count Enable Trickle Input	1.0 U.L.	0.5 U.L.
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.
SR	Synchronous Reset (Active LOW) Input	1.0 U.L.	0.5 U.L.
Q ₀ – Q ₃	Parallel Outputs	10 U.L.	5 U.L.
TC	Terminal Count Output	10 U.L.	5 U.L.



a) 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.



STATE DIAGRAM



LOGIC EQUATIONS

 $\begin{array}{l} \mbox{Count Enable} = \mbox{CEP} \bullet \ensuremath{\mathbb{C}}\mbox{ET} \bullet \ensuremath{\mathbb{P}}\mbox{E} \\ \mbox{TC for LS161A & LS163A} = \ensuremath{\mathbb{C}}\mbox{ET} \bullet \ensuremath{\mathbb{Q}}\mbox{0}_1 \bullet \ensuremath{\mathbb{Q}}\mbox{0}_2 \bullet \ensuremath{\mathbb{Q}}\mbox{0}_3 \\ \mbox{Preset} = \ensuremath{\mathbb{P}}\mbox{E} \bullet \ensuremath{\mathbb{C}}\mbox{CP} + (rising clock edge) \\ \mbox{Reset} = \ensuremath{\mathbb{N}}\mbox{R} \ensuremath{\mathbb{C}}\mbox{LS161A} \\ \mbox{Reset} = \ensuremath{\mathbb{N}}\mbox{R} \ensuremath{\mathbb{C}}\mbox{PP} + (rising clock edge) \\ \ensuremath{\mathbb{C}}\mbox{LS163A} \end{array}$

FUNCTIONAL DESCRIPTION

The LS161A/163A are 4-bit synchronous counters with a synchronous Parallel Enable (Load) feature. The counters consist of four edge-triggered D flip-flops with the appropriate data routing networks feeding the D inputs. All changes of the Q outputs (except due to the asynchronous Master Reset in the LS161A) occur as a result of, and synchronous with, the LOW to HIGH transition of the Clock input (CP). As long as the set-up time requirements are met, there are no special timing or activity constraints on any of the mode control or data inputs.

Three control inputs — Parallel Enable (\overline{PE}), Count Enable Parallel (CEP) and Count Enable Trickle (CET) select the mode of operation as shown in the tables below. The Count Mode is enabled when the CEP, CET, and \overline{PE} inputs are HIGH. When the \overline{PE} is LOW, the counters will synchronously load the data from the parallel inputs into the flip-flops on the LOW to HIGH transition of the clock. Either the CEP or CET can be used to inhibit the count sequence. With the \overline{PE} held HIGH, a LOW on either the CEP or CET inputs at least one set-up time prior to the LOW to HIGH clock transition will cause the existing output states to be retained. The AND feature of the two Count Enable inputs (CET • CEP) allows synchronous cascading without external gating and without delay accumulation over any practical number of bits or digits. The Terminal Count (TC) output is HIGH when the Count Enable Trickle (CET) input is HIGH while the counter is in its maximum count state (HLLH for the BCD counters, HHHH for the Binary counters). Note that TC is fully decoded and will, therefore, be HIGH only for one count state.

The LS161A and LS163A count modulo 16 following a binary sequence. They generate a TC when the CET input is HIGH while the counter is in state 15 (HHHH). From this state they increment to state 0 (LLLL).

The Master Reset (\overline{MR}) of the LS161A is asynchronous. When the \overline{MR} is LOW, it overrides all other input conditions and sets the outputs LOW. The \overline{MR} pin should never be left open. If not used, the \overline{MR} pin should be tied through a resistor to V_{CC}, or to a gate output which is permanently set to a HIGH logic level.

The active LOW Synchronous Reset (\overline{SR}) input of the LS163A acts as an edge-triggered control input, overriding CET, CEP and \overline{PE} , and resetting the four counter flip-flops on the LOW to HIGH transition of the clock. This simplifies the design from race-free logic controlled reset circuits, e.g., to reset the counter synchronously after reaching a predetermined value.

*SR	PE	CET	CEP	Action on the Rising Clock Edge ()
L	Х	Х	Х	RESET (Clear)
н	L	Х	Х	LOAD ($P_n \rightarrow Q_n$)
Н	Н	Н	Н	COUNT (Increment)
Н	Н	L	Х	NO CHANGE (Hold)
Н	Н	Х	L	NO CHANGE (Hold)

MODE SELECT TABLE

*For the LS163A only.

H = HIGH Voltage Level L = LOW Voltage Level

X = Don't Care

LS161A	
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)	

		Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Tes	t Conditions
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Inpu All Inputs	t HIGH Voltage for
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Inpu All Inputs	t LOW Voltage for
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V_{CC} = MIN, I _{IN} =	–18 mA
V _{OH}	Output HIGH Voltage	2.7	3.5		V	V _{CC} = MIN, I _{OH} = or V _{IL} per Truth T	
			0.25	0.4	V	l _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table
IIH	Input HIGH Current MR, Data, CEP, Clock PE, CET			20 40	μΑ	V _{CC} = MAX, V _{IN}	= 2.7 V
	MR, Data, CEP, Clock PE, CET			0.1 0.2	mA	V_{CC} = MAX, V_{IN}	= 7.0 V
IIL	Input LOW Current MR, Data, CEP, Clock PE, CET			-0.4 -0.8	mA	$V_{CC} \doteq MAX, V_{IN}$	= 0.4 V
I _{OS}	Short Circuit Current (Note 2)	-20		-100	mA	V _{CC} = MAX	\sim
ICC	Power Supply Current Total, Output HIGH Total, Output LOW			31 32	mA	V _{CC} = MAX	

2. Not more than one output should be shorted at a time, nor for more than 1 second.

LS163A

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits	5	0		
Symbol	Parameter	Min	Тур	Max	Unit	Tes	t Conditions
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Inpu All Inputs	t HIGH Voltage for
V _{IL}	Input LOW Voltage		R	0.8	V	Guaranteed Inpu All Inputs	t LOW Voltage for
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V_{CC} = MIN, I_{IN} =	–18 mA
V _{OH}	Output HIGH Voltage	2.7	3.5		V	V _{CC} = MIN, I _{OH} = or V _{IL} per Truth T	
			0.25	0.4	V	I _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table
ЦН	Input HIGH Current Data, CEP, Clock PE, CET, SR			20 40	μΑ	V_{CC} = MAX, V_{IN}	= 2.7 V
	Data, CEP, Clock PE, CET, SR			0.1 0.2	mA	V_{CC} = MAX, V_{IN}	= 7.0 V
IIL	Input LOW Current Data, CEP, Clock, PE, SR CET			-0.4 -0.8	mA	$V_{CC} = MAX, V_{IN}$	= 0.4 V
I _{OS}	Short Circuit Current (Note 3)	-20		-100	mA	$V_{CC} = MAX$	
Icc	Power Supply Current Total, Output HIGH Total, Output LOW			31 32	mA	V _{CC} = MAX	

3. Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS (T_A = 25°C)

			Limits			
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
f _{MAX}	Maximum Clock Frequency	25	32		MHz	
t _{PLH} t _{PHL}	Propagation Delay Clock to TC		20 18	35 35	ns	
t _{PLH} t _{PHL}	Propagation Delay Clock to Q		13 18	24 27	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PLH} t _{PHL}	Propagation Delay CET to TC		9.0 9.0	14 14	ns	
t _{PHL}	MR or SR to Q		20	28	ns	

AC SETUP REQUIREMENTS ($T_A = 25^{\circ}C$)

		Limits			
Parameter	Min	Тур	Max	Unit	Test Conditions
Clock Pulse Width Low	25			ns	
MR or SR Pulse Width	20			ns	×O`
Setup Time, other*	20			ns	.G
Setup Time PE or SR	25			ns	V _{CC} = 5.0 V
Hold Time, data	3			ns	14 - 12 OF
Hold Time, other	0			ns	
Recovery Time MR to CP	15			ns	
	Clock Pulse Width Low MR or SR Pulse Width Setup Time, other* Setup Time PE or SR Hold Time, data Hold Time, other	Clock Pulse Width Low25MR or SR Pulse Width20Setup Time, other*20Setup Time PE or SR25Hold Time, data3Hold Time, other0	ParameterMinTypClock Pulse Width Low25MR or SR Pulse Width20Setup Time, other*20Setup Time PE or SR25Hold Time, data3Hold Time, other0	ParameterMinTypMaxClock Pulse Width Low25MR or SR Pulse Width20Setup Time, other*20Setup Time PE or SR25Hold Time, data3Hold Time, other0	ParameterMinTypMaxUnitClock Pulse Width Low25nsMR or SR Pulse Width20nsSetup Time, other*20nsSetup Time PE or SR25nsHold Time, data3nsHold Time, other0

*CEP, CET, or DATA

DEFINITION OF TERMS

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure

continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

AC WAVEFORMS

MR 1.3




Figure 1. Clock to Output Delays, Count Frequency, and Clock Pulse Width






Figure 2. Master Reset to Output Delay, Master Reset Pulse Width, and Master Reset Recovery Time


AC WAVEFORMS (continued)



PACKAGE DIMENSIONS



PACKAGE DIMENSIONS



ON Semiconductor and I are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use personse, and reasonable attorney fees andising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized to application engine to the gard in such unintended or the part. SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative