

74F164A

Serial-In, Parallel-Out Shift Register

The 74F164A is a high-speed 8-bit serial-in/parallel-out shift register. Serial data is entered through a 2-input AND gate synchronous with the LOW-to-HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register, setting all outputs LOW independent of the clock. The 74F164A is a faster version of the 74F164.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

FOR REFERENCE ONLY

SEMICONDUCTOR 74F164A

Serial-In, Parallel-Out Shift Register

General Description

Features

- Typical shift frequency of 90 MHz
- Asynchronous Master Reset
- Gated serial data input
- Fully synchronous data transfers
- 74F164A is a faster version of the 74F164

Ordering Code:

74F164A Serial-In, Parallel-Out Shift Register Serial-In, Parallel-Out Shift Register Discription The 74F164A is a high-speed 8-bit serial-in/parallel-out shift register. Serial data is entered through a 2-input AND gate synchronous with the LOW-to-HIGH transition of the clock. The device features an asynchronous Master Reset Typical shift frequency of 90 MHz Asynchronous with the LOW-to-HIGH transition of the clock. The 74F164A is a faster version of the 74F164A is a faster version of the 74F164. Serial data input String all outputs LOW independent of the clock. The 74F164A is a faster version of the 74F164. Fully synchronous data transfers Torder Ing Code: Order Number Package Number Package Description 74F164ASJ M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow	FAIRCH			October 1989 Revised October 2000	74F164A				
General Description Features The 74F164A is a high-speed 8-bit serial-in/parallel-out shift register. Serial data is entered through a 2-input AND gate synchronous with the LOW-to-HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register, setting all outputs LOW independent of the clock. The 74F164A is a faster version of the 74F164. Typical shift frequency of 90 MHz Ordering Code: Features Typical shift frequency of 90 MHz Order Number Package Number Asynchronous Master Reset Gated serial data input Order Number Package Number Package Description T4F164ASJ M14A	74F164A Serial-In	, Parallel-	Out Shift R	egister	Serial-In				
Ordering Code: Order Number Package Number Package Description 74F164ASC M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow 74F164ASJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide	General De The 74F164A is shift register. Seri gate synchronous clock. The device which clears the dent of the clock. 74F164.	a high-speed 8-bit al data is entered th s with the LOW-to-H features an asynchic egister, setting all ou The 74F164A is a	serial-in/parallel-out rough a 2-input AND IGH transition of the ronous Master Reset tiputs LOW indepen- faster version of the	 Features Typical shift frequency of 90 MHz Asynchronous Master Reset Gated serial data input Fully synchronous data transfers 74F164A is a faster version of the 74F164 					
Order Number Package Number Package Description 74F164ASC M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow 74F164ASJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide	Ordering C	Code:			TT Re				
74F164ASC M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow 74F164ASJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide	Order Number	Package Number	Package Description						
74F164ASJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide	74F164ASC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow						
	74F164ASJ	M14D	I4-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide						
74F164APC N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide	74F164APC	N14A	14-Lead Plastic Dual-I	4-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide					

Logic Symbols



Connection Diagram



74F164A

Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
А, В	Data Inputs	1.0/1.0	20 µA/–0.6 mA		
СР	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/–0.6 mA		
MR	Master Reset Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA		
Q ₀ Q ₇	Outputs	50/33.3	-1 mA/20 mA		

Functional Description

The 74F164A is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active HIGH Enable for data entry through the other input. An unused input must be tied HIGH.

Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into Q_0 the logical AND of the two data inputs (A • B) that existed before the rising clock edge. A LOW level on the Master Reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all Q outputs LOW.

Mode Select Table

Operating	I	nputs	5	Outputs			
Mode	MR	Α	В	Q_0	Q ₁ –Q ₇		
Reset (Clear)	L	Х	Х	L	L-L		
	Н	Ι	Ι	L	q ₀ -q ₆		
Shift	н	1	h	L	$q_0 - q_6$		
	н	h	I.	L	$q_0 - q_6$		
	н	h	h	н	q ₀ -q ₆		

H(h) = HIGH Voltage Levels

L(I) = LOW Voltage Levels

 $\begin{aligned} &X = Immaterial \\ &q_n = Lower \mbox{ case letters indicate the state of the referenced input or output } \\ & one setup time prior to the LOW-to-HIGH clock transition. \end{aligned}$



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

o. T	
Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	$-55^{\circ}C$ to $+150^{\circ}C$
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 1)	-0.5V to +7.0V
Input Current (Note 1)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	–0.5V to V _{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)
ESD Last Passing Voltage (Min)	4000V

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage 74F164A

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		Min	Тур	Max	Units	V _{cc}	Conditions
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
VIL	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH	10% V _{CC}	2.5			V	Min	I _{OH} = -1 mA
	Voltage	5% V_{CC}	2.7			v	IVIIII	$I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA
I _{IH}	Input HIGH				5.0	ıιΔ	Max	$V_{m} = 2.7 V_{m}$
	Current				5.0	μΛ	IVICIA	VIN - 2.7 V
I _{BVI}	Input HIGH Current				7.0	ıιΔ	Max	V 7 0V
	Breakdown Test				7.0	μΛ	IVICIA	VIN - 7.0V
ICEX	Output HIGH				50	μА	Мах	Vour = Voo
	Leakage Current				00	μι	max	V001 - VCC
V _{ID}	Input Leakage		4 75			V	0.0	$I_{ID} = 1.9 \ \mu A$
	Test		4.75			v	0.0	All other pins grounded
I _{OD}	Output Leakage				3 75	μА	0.0	V _{IOD} = 150 mV
	Circuit Current				0.10	μι	0.0	All other pins grounded
IIL	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Circuit Current		-60		-150	mA	Max	$V_{OUT} = 0V$
I _{CC}	Power Supply Current			35	55	mA	Max	CP = HIGH
								$\overline{MR} = GND, A, B = GND$

AC E	lectrical Character	istics							
			$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 5.0V$ $C_L = 50 \text{ pF}$		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5.0V$ $C_{L} = 50 \text{ pF}$	
Symbol	Parameter								
		Min	Тур	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	80	120		60		80		MHz
t _{PLH}	Propagation Delay	3.0	4.8	7.5	2.5	9.0	3.0	7.5	
t _{PHL}	CP to Q _n	3.5	5.0	8.0	3.0	8.5	3.5	8.0	ns
t _{PHL}	Propagation Delay	5.0	7.0	10.0	4.0	12.5	5.0	10.5	ns

AC Operating Requirements

Symbol	Parameter	T _A = - V _{CC} =	+25°C +5.0V	T _A = -55°C V _{CC} =	C to +125°C = 5.0V	$T_A = 0^\circ C \text{ to } +70^\circ C$ $V_{CC} = 5.0V$		Units
		Min	Max	Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	4.5		5.5		4.5		
t _S (L)	A or B to CP	4.0		4.0		4.0		20
t _H (H)	Hold Time, HIGH or LOW	1.0		1.0		1.0		115
t _H (L)	A or B to CP	1.0		1.0		1.0		
t _W (H)	CP Pulse Width	4.0		4.0		4.0		20
t _W (L)	HIGH or LOW	7.0		7.0		7.0		115
t _W (L)	MR Pulse Width, LOW	4.0		5.0		4.0		ns
t _{REC}	Recovery Time MR to CP	5.0		6.5		5.0		ns







74F164A Serial-In, Parallel-Out Shift Register