- Dual Programmable LPC-12 Speech Synthesizers
- Simultaneous LPC and PCM Waveforms
- 8-Bit Microprocessor with 61 instructions
- 32 Twelve-Bit Words and 224 Bytes of RAM
- 3.3V to 6.5V CMOS Technology for Low Power Dissipation
- Direct Speaker Drive Capability
- Mask Selectable Internal or External Clock
- Internal Clock Generator that Requires No External Components
- Two Software-Selectable Clock Speeds
- 10-kHz or 8-kHz Speech Sample Rate

#### N PACKAGE (TOP VIEW) PA6 16**П** РА7 15 PB0 PA5 Π 2 14 🛮 PA0 PA4 [] 3 PA3 4 13 DAC+ PA2 **1** 5 12 DAC-11 🛛 V<sub>DD</sub> PA1 **∏** 6 10 🛮 V<sub>SS</sub> PB1/OSC OUT 7 OSC IN 1 8 9 NIT

## description

The MSP50x3x family uses a revolutionary architecture to combine an 8-bit microprocessor, two speech synthesizers, ROM, RAM, and I/O in a low-cost single-chip system. The architecture uses the same arithmetic logic unit (ALU) for the two synthesizers and the microprocessor, thus reducing chip area and cost and enabling the microprocessor to do a multiply operation in  $0.8~\mu s$ . The MSP50x3x family features two independent channels of linear predictive coding (LPC), which synthesize high-quality speech at a low data rate. Pulse-code modulation (PCM) can produce music or sound effects. LPC and PCM can be added together to produce a composite result. For more information, see the MSP50x3x User's Guide (literature number SPSU006).

Table 1. MSP50x3x Family

DEVICE AMOUNT OF ROM/PROM		FEATURES
MSP50C32	16K bytes mask ROM	9/10 I/O lines
MSP50C33	32K bytes mask ROM	9/10 I/O lines
MSP50C34	64K bytes mask ROM	9/10 I/O lines, 24 I/O lines in die form
MSP50P34	64K bytes PROM	9/10 I/O lines
MSP50C37	16K bytes mask ROM	18 I/O lines, A/D converter/analog amplifier
MSP50P37	16K bytes PROM	18 I/O lines, A/D converter/analog amplifier



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# MSP50C32, MSP50C33, MSP50C34 MSP50P34, MSP50C37, MSP50P37 MIXED-SIGNAL PROCESSORS

SPSS019A - MAY 1997 - REVISED OCTOBER 1998

## absolute maximum ratings over operating free-air temperature ranget

Supply voltage range, V <sub>DD</sub> (see Note 1)	0.3 V to 8 V
Supply current, I <sub>DD</sub> or I <sub>SS</sub> (see Note 2)	100 mA
Input voltage range, V <sub>I</sub> (see Note 1)	0.3 V to V <sub>DD</sub> + 0.3 V
Output voltage range, VO (see Note 1)	$-0.3 \text{ V to V}_{DD}^{-} + 0.3 \text{ V}$
Storage temperature range	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to ground.

# recommended operating conditions (MSP50C32, MSP50C33, MSP50x34)

			MAX	MAX	UNIT
$V_{DD}$	Supply voltage <sup>†</sup>		3.3	6.5	٧
		V <sub>DD</sub> = 3.3 V	2.5	3.3	
$V_{IH}$	High-level input voltage	V <sub>DD</sub> = 5 V	3.8	5	٧
		V <sub>DD</sub> = 6 V	4.5	6	
	Low-level input voltage	V <sub>DD</sub> = 3.3 V	0	0.65	
$V_{IL}$		V <sub>DD</sub> = 5 V	0	1	٧
		V <sub>DD</sub> = 6 V	0	1.3	
TA	Operating free-air temperature	Device functionality	0	70	°C
Rspeaker	Minimum speaker impedance	Direct speaker drive using 2 pin push-pull DAC option	32		Ω

<sup>†</sup> Unless otherwise noted, all voltages are with respect to VSS.

# recommended operating conditions (MSP50x37)

			MIN	MAX	UNIT
$V_{DD}$	Supply voltage†		4	6.5	٧
		V <sub>DD</sub> = 4 V	3	4	
V <sub>IH</sub>		$V_{DD} = 5 V$	3.8	5	٧
		V <sub>DD</sub> = 6 V	4.5	6	
		$V_{DD} = 4 V$	0	1	
$V_{IL}$	Low-level input voltage	$V_{DD} = 5 V$	0	1.2	٧
		V <sub>DD</sub> = 6 V	0	1.5	
	MUX input voltage	Reference voltage = 6.5 V	0	6.5	٧
TA	Operating free-air temperature	Device functionality	-10	70	°C
Rspeaker	Minimum speaker impedance	Direct speaker drive using power amp	8	·	Ω



<sup>2.</sup> The total supply current includes the current out of all the I/O terminals and DAC terminals as well as the operating current of the device.

# MSP50C32, MSP50C33, MSP50x34 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V-	Positive going threshold voltage (INIT)	V <sub>DD</sub> = 3.5 V		2		V
$V_{T+}$	Positive-going threshold voltage (INIT)	V <sub>DD</sub> = 6 V		3.4		V
\/_	No gotive going threehold valtage (INIIT)	V <sub>DD</sub> = 3.5 V		1.6		٧
V <sub>T</sub>	Negative-going threshold voltage (INIT)	V <sub>DD</sub> = 6 V		2.3		V
V.	Hystococia (New Year) (INIT)	V <sub>DD</sub> = 3.5 V		0.4		V
V <sub>hys</sub>	Hysteresis ( $V_{T+} - V_{T-}$ ) (INIT)	V <sub>DD</sub> = 6 V		1.1		V
l <sub>lkg</sub>	Input leakage current (except for OSC IN)				2	μΑ
Istandby	Standby current (INIT low, SETOFF)				10	μΑ
		V <sub>DD</sub> = 3.3 V, V <sub>OH</sub> = 2.75 V		2.1		
I <sub>DD</sub> †	Supply current	V <sub>DD</sub> = 5 V, V <sub>OH</sub> = 4.5 V		3.1		mA
		V <sub>DD</sub> = 6 V, V <sub>OH</sub> = 5.5 V		4.5		
		V <sub>DD</sub> = 3.3 V, V <sub>OH</sub> = 2.75 V	-4	-12		
		$V_{DD} = 5 \text{ V}, \qquad V_{OH} = 4.5 \text{ V}$	-5	-14		mA
	High-level output current (PA, PB)	V <sub>DD</sub> = 6 V, V <sub>OH</sub> = 5.5 V	-6	-15		
ЮН		V <sub>DD</sub> = 3.3 V, V <sub>OH</sub> = 2.2 V	-8	-20		
		V <sub>DD</sub> = 5 V, V <sub>OH</sub> = 3.33 V	-14	-40		mA
		V <sub>DD</sub> = 6 V, V <sub>OH</sub> = 4 V	-20	-51		
	Low-level output current (PA, PB)	V <sub>DD</sub> = 3.3 V, V <sub>OL</sub> = 0.5 V	5	9		
		$V_{DD} = 5 \text{ V}, \qquad V_{OL} = 0.5 \text{ V}$	5	9		mA
		V <sub>DD</sub> = 6 V, V <sub>OL</sub> = 0.5 V	5	9		
lOL		V <sub>DD</sub> = 3.3 V, V <sub>OL</sub> = 1.1 V	10	19		
		V <sub>DD</sub> = 5 V, V <sub>OL</sub> = 1.67 V	20	29		mA
		V <sub>DD</sub> = 6 V, V <sub>OL</sub> = 2 V	25	35		
		V <sub>DD</sub> = 3.3 V, V <sub>OH</sub> = 2.75 V	-30	-50		
		V <sub>DD</sub> = 5 V, V <sub>OH</sub> = 4.5 V	-35	-60		mA
1	High lavel and a suggest (D/A)	V <sub>DD</sub> = 6 V, V <sub>OH</sub> = 5.5 V	-40	-65		
ЮН	High-level output current (D/A)	$V_{DD} = 3.3 \text{ V}, \qquad V_{OH} = 2.3 \text{ V}$	-50	-90		
		V <sub>DD</sub> = 5 V, V <sub>OH</sub> = 4 V	-90	-140		mA
		V <sub>DD</sub> = 6 V, V <sub>OH</sub> = 5 V	-100	-150		
		$V_{DD} = 3.3 \text{ V}, \qquad V_{OL} = 0.5 \text{ V}$	50	80		
		$V_{DD} = 5 \text{ V}, \qquad V_{OL} = 0.5 \text{ V}$	70	90		mA
Lea	Lave lavel autout august (D/A)	$V_{DD} = 6 \text{ V}, \qquad V_{OL} = 0.5 \text{ V}$	80	110		
lOL	Low-level output current (D/A)	$V_{DD} = 3.3 \text{ V}, \qquad V_{OL} = 1 \text{ V}$	100	140		
		$V_{DD} = 5 \text{ V}, \qquad V_{OL} = 1 \text{ V}$	140			mA
		V <sub>DD</sub> = 6 V, V <sub>OL</sub> = 1 V	150			
	Pullup resistance	Resistors selected by software and connected between terminal and VDD	10	20	50	kΩ
fosc(low)	Oscillator frequency‡	V <sub>DD</sub> = 5 V, T <sub>A</sub> = 25°C, Target frequency = 15.36 MHz	14.89	15.36	15.86	MHz
fosc(high)	Oscillator frequency‡	V <sub>DD</sub> = 5 V, T <sub>A</sub> = 25°C, Target frequency = 19.2 MHz	18.62	19.2	19.7	MHz

<sup>†</sup>Operating current assumes all inputs are tied to either V<sub>SS</sub> or V<sub>DD</sub> with no input currents due to programmed pullup resistors. The DAC output and other outputs are open circuited.

<sup>‡</sup> The frequency of the internal clock has a temperature coefficient of approximately -0.2 %/°C and a VDD coefficient of approximately ±1%/V.



# MSP50C32, MSP50C33, MSP50C34 MSP50P34, MSP50C37, MSP50P37 MIXED-SIGNAL PROCESSORS

SPSS019A - MAY 1997 - REVISED OCTOBER 1998

# MSP50x37 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
V-	Positive-going threshold voltage (INIT)	V <sub>DD</sub> = 4.5 V	V <sub>DD</sub> = 4.5 V		2.7		٧
$V_{T+}$	Positive-going threshold voltage (INTT)	V <sub>DD</sub> = 6 V			3.65		V
\/-	Negative going threshold voltage (INIT)	V <sub>DD</sub> = 4.5 V			2.3		٧
V <sub>T</sub>	Negative-going threshold voltage (INIT)	V <sub>DD</sub> = 6 V			3.15		V
M	Hysteresis (V <sub>T+</sub> – V <sub>T-</sub> ) (INIT)	V <sub>DD</sub> = 4.5 V			0.4		<b>^</b>
V <sub>hys</sub>	11ysteresis ( V   + - V   _ ) (IIVI 1)	V <sub>DD</sub> = 6 V			0.5		٧
l <sub>lkg</sub>	Input leakage current (except for OSC IN)					1	μΑ
Istandby	Standby current (INIT low, SETOFF)				10		μΑ
. +	Complete accordant	Power amplifier is	s on		25		A
I <sub>DD</sub> †	Supply current	Power amplifier is	s off		10		mA
		$V_{DD} = 4 V$ ,	V <sub>OH</sub> = 3.5 V	-4	-6		
		$V_{DD} = 5 V$ ,	V <sub>OH</sub> = 4.5 V	<b>-</b> 5	-7.5		mA
	High-level output current (PA, PB, PD)	V <sub>DD</sub> = 6 V,	V <sub>OH</sub> = 5.5 V	-6	-9.2		
ЮН		$V_{DD} = 4 V$ ,	V <sub>OH</sub> = 2.65 V	-8	-13		mA
		$V_{DD} = 5 V$ ,	V <sub>OH</sub> = 3.33 V	-14	-20		
		V <sub>DD</sub> = 6 V,	V <sub>OH</sub> = 4 V	-20	-29		
	Laurian de la companie (DAA DAZ)	$V_{DD} = 4 V$ ,	$V_{OL} = 0.5 V$	20	28		
		$V_{DD} = 5 V$ ,	$V_{OL} = 0.5 V$	26	34		mA
la.		V <sub>DD</sub> = 6 V,	V <sub>OL</sub> = 0.5 V	30	39		
lol	Low-level output current (PA4 – PA7)	$V_{DD} = 4 V$ ,	V <sub>OL</sub> = 1.33 V	40	54		
		$V_{DD} = 5 V$ ,	V <sub>OL</sub> = 1.67 V	60	74		mA
		V <sub>DD</sub> = 6 V,	V <sub>OL</sub> = 2 V	82	103		
		V <sub>DD</sub> = 4 V,	V <sub>OL</sub> = 0.5 V	10	17		
		$V_{DD} = 5 V$ ,	V <sub>OL</sub> = 0.5 V	13	20		mA
lou	Low-level output current (PA0 – PA3, PB, PD))	V <sub>DD</sub> = 6 V,	V <sub>OL</sub> = 0.5 V	15	25		
lol	Low-level output current (FAO – FAS, FB, FD))	$V_{DD} = 4 V$ ,	V <sub>OL</sub> = 1.33 V	20	32		
		V <sub>DD</sub> = 5 V,	V <sub>OL</sub> = 1.67 V	30	52		mA
		V <sub>DD</sub> = 6 V,	V <sub>OL</sub> = 2 V	41	71		
	Pullup resistance		ed by software and enterminal and V <sub>DD</sub>	15	30	60	kΩ
f	Opeillator fragues aut	V <sub>DD</sub> = 5 V,	T <sub>A</sub> = 25°C,	14.89	15.36	15.82	MHz
<sup>†</sup> osc(low)	Oscillator frequency‡	Target frequency	= 15.36 MHz	14.03	13.30	10.02	IVII IZ
fosc(high)	Oscillator frequency‡	V <sub>DD</sub> = 5 V,	T <sub>A</sub> = 25°C,	18.62	19.2	19.77	MHz
Target frequency = 19.2 MHz							

<sup>†</sup> Operating current assumes all inputs are tied to either VSS or VDD with no input currents due to programmed pullup resistors. The DAC output and other outputs are open circuited.



<sup>‡</sup> The frequency of the internal clock has a temperature coefficient of approximately -0.2 %/°C and a VDD coefficient of approximately ±1.4%/V.

# MSP50x37 Power Amplifier Electrical Characteristics Over Recommended Operating Free-Air Temperature Range

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Differential output power	$V_{DD} = 5 V$ , $f = 1 kHz$ , $R_L =$	= 8 Ω		500		mW
Bandwidth			·		3.5	kHz

# MSP50x37 ADC Electrical Characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER	MIN	TYP	MAX	UNIT
Linearity		±0.5		LSB
Offset		±1.5		LSB
Full scale error		±1.5		LSB
Conversion time		40		Instructions

# switching characteristics (MSP50C32, MSP50C33, MSP50x34)

	PARAMETER TEST CONDITIONS			MIN	NOM	MAX	UNIT	
t <sub>r</sub>	Rise time, PA, PB, D/A	$V_{DD} = 3.3 V,$	C <sub>L</sub> = 100 pF,	10% to 90%		50		ns
t <sub>f</sub>	Fall time, PA, PB, D/A	$V_{DD} = 3.3 \text{ V},$	C <sub>L</sub> = 100 pF,	10% to 90%		50		ns

# switching characteristics (MSP50x37)


	PARAMETER	TEST CONDITIONS			MIN	NOM	MAX	UNIT
t	r Rise time, PA, PB, PD	V <sub>DD</sub> = 4 V,	C <sub>L</sub> = 100 pF,	10% to 90%		22		ns
T	f Fall time, PA, PB, PD	V <sub>DD</sub> = 4 V,	C <sub>L</sub> = 100 pF,	10% to 90%		10		ns



# timing requirements

			MIN	MAX	UNIT
Initialization					
†INIT	INIT pulsed low while the MSP50x3x has power applied (see Figure 1)		1		μs
Wakeup					
t <sub>su(wakeup)</sub>	Setup time prior to wakeup terminal negative transition (see Figure 2)		1		μs
External Inte	rrupt				
	0	f <sub>clock</sub> = 15.36 MHz	1		
<sup>t</sup> su(interrupt)	Setup time prior to B1 terminal negative transition (see Figure 3)	f <sub>clock</sub> = 19.2 MHz	1.5		μs
Writing (Slav	e Mode)				
t <sub>su1(B1)</sub>	Setup time, B1 low before B0 goes low (see Figure 4)		20		ns
t <sub>su(d)</sub>	Setup time, data valid before B0 goes high (see Figure 4)		100		ns
<sup>†</sup> h1(B1)	Hold time, B1 low after B0 goes high (see Figure 4)		20		ns
<sup>t</sup> h(d)	Hold time, data valid after B0 goes high (see Figure 4)		30		ns
t <sub>W</sub>	Pulse duration, B0 low (see Figure 4)		100		ns
t <sub>r</sub>	Rise time, B0 (see Figure 4)			50	ns
tf	Fall time, B0 (see Figure 4)			50	ns
Reading (Sla	ve Mode)				
t <sub>su2(B1)</sub>	Setup time, B1 before B0 goes low (see Figure 5)		20		ns
<sup>†</sup> h2(B1)	Hold time, B1 after B0 goes high (see Figure 5)		20		ns
<sup>t</sup> dis	Output disable time, data valid after B0 goes high (see Figure 5)		0	30	ns
t <sub>W</sub>	Pulse duration, B0 low (see Figure 5)		100		ns
t <sub>r</sub>	Rise time, B0 (see Figure 5)			50	ns
tf	Fall time, B0 (see Figure 5)			50	ns
<sup>t</sup> d	Delay time for B0 low to data valid (see Figure 5)			50	ns

# PARAMETER MEASUREMENT INFORMATION



**Figure 1. Initialization Timing Diagram** 




Figure 2. Wakeup Terminal Setup Timing Diagram



### PARAMETER MEASUREMENT INFORMATION




Figure 3. External Interrupt Terminal Setup Timing Diagram




Figure 4. Write Timing Diagram (Slave Mode)




Figure 5. Read Timing Diagram (Slave Mode)




### **MECHANICAL DATA**

### N (R-PDIP-T\*\*)

#### 16 PIN SHOWN

#### PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 (20 pin package is shorter then MS-001.)



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright @ 1998, Texas Instruments Incorporated