


QUAD 2-INPUT GATES

MECL II MC1000/1200 series


**MC1010 thru MC1012**  
**MC1210 thru MC1212**

Provide the NOR output function. These devices contain an internal bias reference insuring that the threshold point is always in the center of the transition region over the temperature range.


Emitter follower output configurations differ for these three circuits as shown in the circuit schematic.



MC1010/MC1210 CIRCUIT SCHEMATIC



MC1010 thru MC1012, MC1210 thru MC1212 (continued)




ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in the same manner. Outputs without pull-down resistors are tested with a 1.5 kΩ resistor to VEE.

Characteristic	Symbol	Pin Under Test	MC1210-1212 Test Limits						MC1010-1012 Test Limits								
			-55°C		+25°C		+125°C		0°C		+25°C		+75°C		Unit		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Power Supply Drain Current MC1210, MC1010 MC1211, MC1011 MC1212, MC1012	$I_E$	7 ↓	-	-	-	32	-	-	-	-	-	-	-	32	-	-	mAdc ↓
Input Current	$I_{in}$	1 2	-	-	-	100	-	-	-	-	-	-	-	100	-	-	μAdc
Input Leakage Current	$I_R$	Inputs*	-	-	-	0.2	-	1.0	μAdc	-	-	-	0.2	-	1.0	μAdc	
"NOR" Logical "1" Output Voltage	$V_{OH1}$	3 3	-0.990	-0.825	-0.850	-0.700	-0.700	-0.530	Vdc	-0.895	-0.740	-0.850	-0.700	-0.775	-0.615	Vdc	
"NOR" Logical "0" Output Voltage	$V_{OL}$	3 3	-1.890	-1.580	-1.800	-1.500	-1.720	-1.380	Vdc	-1.830	-1.525	-1.800	-1.500	-1.760	-1.435	Vdc	
Switching Times Propagation Delay (Fan-Out = 3)	$t_{1-3}$ ↓	3	Typ	Max	Typ	Max	Typ	Max	ns	Typ	Max	Typ	Max	Typ	Max	ns	
(Fan-Out = 15)			4.0	7.5	4.5	7.5	6.0	9.0		4.0	7.5	4.5	7.5	5.5	8.5		
Rise Time (Fan-Out = 3)			5.0	7.0	5.0	7.0	6.0	9.0		5.0	7.0	5.0	7.0	5.5	8.0		
Fall Time (Fan-Out = 3)			18	-	18	-	22	-		18	-	18	-	20	-		
	$t_{1-3+}$		6.0	-	6.0	-	9.0	-	6.0	-	6.0	-	7.0	-			
	$t_{3+}$		4.0	7.5	4.0	7.0	5.0	8.0	4.0	7.0	4.0	7.0	4.5	7.5			
	$t_{3-}$		6.0	8.5	6.0	8.0	7.0	10	6.0	8.0	6.0	8.0	6.5	9.0			

\* Individually test each input using the pin connections shown.  
 $V_{OH}$  limits apply from no load (0 mA) to full load (-2.5 mA).

SWITCHING TIME TEST CIRCUIT @ 25°C



@ Test Temperature

MC1210-1212


MC1010-1012

TEST VOLTAGE/CURRENT VALUES					
Vdc ± 1.0%					mAdc
V <sub>IL min</sub> to V <sub>IL max</sub>	V <sub>IH min</sub> to V <sub>IH max</sub>	V <sub>IH max</sub>	V <sub>EE</sub>	I <sub>L</sub>	
-5.2 to -1.405	-1.165 to -0.825	-	-5.2	-	-2.5
-5.2 to -1.325	-1.025 to -0.700	-0.700	-5.2	-	-2.5
-5.2 to -1.205	-0.875 to -0.530	-	-5.2	-	-2.5
-5.2 to -1.350	-1.070 to -0.740	-	-5.2	-	-2.5
-5.2 to -1.325	-1.025 to -0.700	-0.700	-5.2	-	-2.5
-5.2 to -1.260	-0.950 to -0.615	-	-5.2	-	-2.5

TEST VOLTAGE/CURRENT APPLIED TO PINS LISTED BELOW:					
V <sub>IL min</sub> to V <sub>IL max</sub>	V <sub>IH min</sub> to V <sub>IH max</sub>	V <sub>IH max</sub>	V <sub>EE</sub>	I <sub>L</sub>	V <sub>CC</sub> (Gnd)
-	-	-	1, 2, 4, 5, 7, 9, 10, 12, 13	-	14
-	-	1	2, 4, 5, 7, 9, 10, 12, 13	-	14
-	-	2	1, 4, 5, 7, 9, 10, 12, 13	-	14
-	-	-	1, 2, 4, 5, 7, 9, 10, 12, 13	-	14
1	-	-	2, 4, 5, 7, 9, 10, 12, 13	3	14
2	-	-	1, 4, 5, 7, 9, 10, 12, 13	3	14
-	1	-	2, 4, 5, 7, 9, 10, 12, 13	-	14
-	2	-	1, 4, 5, 7, 9, 10, 12, 13	-	14
Pulse In		Pulse Out		V <sub>EE</sub> = -4.0 Vdc (+1.2V)	
1	3	-	2, 4, 5, 7, 9, 10, 12, 13	-	14

Characteristic	Symbol	Pin Under Test
Power Supply Drain Current MC1210/MC1010 MC1211/MC1011 MC1212/MC1012	I <sub>E</sub>	7
Input Current	I <sub>in</sub>	1, 2
Input Leakage Current	I <sub>R</sub>	Inputs*
"NOR" Logical "1" Output Voltage	V <sub>OH</sub>	3
"NOR" Logical "0" Output Voltage	V <sub>OL</sub>	3
Switching Times Propagation Delay (Fan-Out = 3)	t <sub>1+3- t<sub>1-3+</sub></sub>	3
(Fan-Out = 15)	t <sub>1+3- t<sub>1-3+</sub></sub>	
Rise Time (Fan-Out = 3)	t <sub>3+</sub>	
Fall Time (Fan-Out = 3)	t <sub>3-</sub>	



SWITCHING TIME WAVEFORMS

APPLICATIONS INFORMATION

The MC1010-1012/MC1210-1212 quad 2-input NOR gates are very useful in building more complex functions. For example, two R-S flip-flops may be obtained by cross-coupling gates, or a single gated R-S flip-flop may be obtained (see diagram below).

Dual clocked R-S flip-flops are available in MECL II (see flip-flop section). The quad 2-input gate may also be used as a dual exclusive OR or NOR by ORing the outputs as shown below.





FIGURE 1 - FLIP-FLOPS OBTAINED BY USING MC1010-1012/MC1210-1212 GATES

FIGURE 2 - DUAL EXCLUSIVE "OR" or "NOR" GATES



The nominal propagation delay through the Exclusive OR or NOR is 4.0 ns. The Exclusive NORs or ORs are often used as comparator gates giving an output whenever the input data is the same or different. Parity checkers are also built from Exclusive OR gates.

141