# **128 Kb I<sup>2</sup>C CMOS Serial EEPROM** with Software Write Protect

#### Description


The CAT24S128 is a 128 Kb Serial CMOS EEPROM, internally organized as 16,384 words of 8 bits each.

It features a 64–byte page write buffer and supports both the Standard (100 kHz), Fast (400 kHz) and Fast–Plus (1 MHz)  $I^2C$  protocol.

The device features programmable software write protection which provides partial as well as full memory array protection.

#### Features

- Supports Standard, Fast and Fast–Plus I<sup>2</sup>C Protocol
- 1.7 V to 5.5 V Supply Voltage Range
- 64–Byte Page Write Buffer
- User Programmable Block Write Protection Protect 1/4, 1/2, 3/4 or Entire EEPROM Array
- Schmitt Triggers and Noise Suppression Filters on I<sup>2</sup>C Bus Inputs (SCL and SDA)
- Low Power CMOS Technology
- 1,000,000 Program/Erase Cycles
- 40 Year Data Retention
- Industrial Temperature Range: -40°C to +85°C
- Ultra-thin 4-ball WLCSP Package
- This Device is Pb–Free, Halogen Free/BFR Free and RoHS Compliant\*\*



#### **Figure 1. Functional Symbol**

\*\* For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




## **ON Semiconductor®**


#### www.onsemi.com

<b>\$</b>	٠
WLCSP-4	WLCSP-4
C4A SUFFIX	C4U SUFFIX
CASE 567KV	CASE 567PC

#### PIN CONFIGURATION



#### MARKING DIAGRAMS



#### **PIN FUNCTION**

Pin Name	Function
SDA	Serial Data Input/Output
SCL	Serial Clock Input
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 12 of this data sheet.

#### Table 1. ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Units
Storage Temperature	-65 to +150	°C
Voltage on Any Pin with Respect to Ground (Note 1)	–0.5 to +6.5	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

 The DC input voltage on any pin should not be lower than -0.5 V or higher than V<sub>CC</sub> + 1.0 V. During transitions, the voltage on any pin may undershoot to no less than -1.5 V or overshoot to no more than V<sub>CC</sub> + 1.5 V, for periods of less than 20 ns.

#### Table 2. RELIABILITY CHARACTERISTICS (Note 2)

Symbol	Parameter	Min	Units
N <sub>END</sub> (Note 3)	Endurance	1,000,000	Program / Erase Cycles
T <sub>DR</sub> (Note 4)	Data Retention	40	Years

2. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC–Q100 and JEDEC test methods.

3. Page Mode,  $V_{CC} = 5 \text{ V}, 25^{\circ}\text{C}$ 

4.  $T_A = 55^{\circ}C$ 

#### Table 3. DC AND AC OPERATING CONDITIONS

Supply Voltage / Temperature Range	Operation
$V_{CC} = 1.7 \text{ V to } 5.5 \text{ V} / T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	READ / WRITE
$V_{CC}$ = 1.6 V to 5.5 V / T <sub>A</sub> = -40°C to +85°C	READ
$V_{CC} = 1.6 \text{ V to } 5.5 \text{ V} / T_A = 0^{\circ}\text{C to } +85^{\circ}\text{C}$	WRITE

#### Table 4. D.C. OPERATING CHARACTERISTICS

Symbol	Parameter	Test Conditi	Min	Max	Units		
I <sub>CCR</sub>	Read Current	Read, f <sub>SCL</sub> = 400 kHz/1 MHz			1	mA	
ICCW	Write Current				2	mA	
I <sub>SB</sub>	Standby Current	All I/O Pins at GND or $\rm V_{CC}$	All I/O Pins at GND or V <sub>CC</sub> $V_{CC} \le 2.5 \text{ V}$		1	μΑ	
			V <sub>CC</sub> > 2.5 V		2		
١L	I/O Pin Leakage	Pin at GND or $V_{CC}$		2	μΑ		
V <sub>IL1</sub>	Input Low Voltage	$V_{CC} \ge 2.5 V$	-0.5	0.3 V <sub>CC</sub>	V		
V <sub>IL2</sub>	Input Low Voltage	V <sub>CC</sub> < 2.5 V	$V_{CC}$ < 2.5 V				
V <sub>IH1</sub>	Input High Voltage	$V_{CC} \ge 2.5 V$	0.7 V <sub>CC</sub>	V <sub>CC</sub> + 1	V		
V <sub>IH2</sub>	Input High Voltage	V <sub>CC</sub> < 2.5 V	0.75 V <sub>CC</sub>	V <sub>CC</sub> + 1	V		
V <sub>OL1</sub>	Output Low Voltage	$V_{CC} \geq 2.5$ V, $I_{OL}$ = 3.0 mA		0.4	V		
V <sub>OL2</sub>	Output Low Voltage	$V_{CC}$ < 2.5 V, $I_{OL}$ = 1.0 mA		0.2	V		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### **Table 5. PIN IMPEDANCE CHARACTERISTICS**

Symbol	Parameter	Conditions	Max	Units
C <sub>IN</sub> (Note 5)	SDA I/O Pin Capacitance	V <sub>IN</sub> = 0 V	8	pF
C <sub>IN</sub> (Note 5)	Input Capacitance (other pins)	V <sub>IN</sub> = 0 V	6	pF

5. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC–Q100 and JEDEC test methods.


			Standard V <sub>CC</sub> = 1.7 V – 5.5 V		ast 7 V – 5.5 V	Fast-Plus V <sub>CC</sub> = 1.7 V - 5.5 V		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
F <sub>SCL</sub>	Clock Frequency		100		400		1,000	kHz
t <sub>HD:STA</sub>	START Condition Hold Time	4		0.6		0.25		μs
t <sub>LOW</sub>	Low Period of SCL Clock	4.7		1.3		0.45		μs
t <sub>HIGH</sub>	High Period of SCL Clock	4		0.6		0.40		μs
t <sub>SU:STA</sub>	START Condition Setup Time	4.7		0.6		0.25		μs
t <sub>HD:DAT</sub> Data In Hold Time		0		0		0		μs
t <sub>SU:DAT</sub>	Data In Setup Time	250		100		50		ns
t <sub>R</sub> (Note 7)	SDA and SCL Rise Time		1,000	20	300		100	ns
t <sub>F</sub> (Note 7)	SDA and SCL Fall Time		300	20	300		100	ns
t <sub>SU:STO</sub>	STOP Condition Setup Time	4		0.6		0.25		μs
t <sub>BUF</sub>	Bus Free Time Between STOP and START	4.7		1.3		0.5		μs
t <sub>AA</sub>	SCL Low to Data Out Valid		3.5		0.9		0.40	μs
t <sub>DH</sub>	Data Out Hold Time	100		100		50		ns
T <sub>i</sub> (Note 7)	T <sub>i</sub> (Note 7) Noise Pulse Filtered at SCL and SDA Inputs		100		50		50	ns
t <sub>WR</sub>	Write Cycle Time		5		5		5	ms
t <sub>PU</sub> (Notes 7, 8)	PU Power-up to Ready Mode		0.35		0.35		0.35	ms

#### Table 6. A.C. CHARACTERISTICS (Note 6)

6. Test conditions according to "A.C. Test Conditions" table.
 7. Tested initially and after a design or process change that affects this parameter.
 8. t<sub>PU</sub> is the delay between the time V<sub>CC</sub> is stable and the device is ready to accept commands.

#### Table 7. A.C. TEST CONDITIONS

Input Levels	0.2 x V <sub>CC</sub> to 0.8 x V <sub>CC</sub>
Input Rise and Fall Times	$\leq$ 50 ns
Input Reference Levels	$0.3 \times V_{CC}, 0.7 \times V_{CC}$
Output Reference Levels	0.5 x V <sub>CC</sub>
Output Load	Current Source: I <sub>OL</sub> = 3 mA (V <sub>CC</sub> $\ge$ 2.5 V); I <sub>OL</sub> = 1 mA (V <sub>CC</sub> < 2.5 V); C <sub>L</sub> = 100 pF





## Power-On Reset (POR)

The CAT24S128 incorporates Power–On Reset (POR) circuitry which protects the device against powering up in the wrong state.

The CAT24S128 will power up into Standby mode after  $V_{CC}$  exceeds the POR trigger level and will power down into Reset mode when  $V_{CC}$  drops below the POR trigger level. This bi-directional POR feature protects the device against 'brown-out' failure following a temporary loss of power.

#### **Pin Description**

**SCL**: The Serial Clock input pin accepts the Serial Clock generated by the Master.

**SDA**: The Serial Data I/O pin receives input data and transmits data stored in EEPROM. In transmit mode, this pin is open drain. Data is acquired on the positive edge, and is delivered on the negative edge of SCL.

## **Functional Description**

The CAT24S128 supports the Inter–Integrated Circuit (I<sup>2</sup>C) Bus data transmission protocol, which defines a device that sends data to the bus as a transmitter and a device receiving data as a receiver. Data flow is controlled by a Master device, which generates the serial clock and all START and STOP conditions. The CAT24S128 acts as a Slave device. Master and Slave alternate as either transmitter or receiver. Up to 8 devices may be connected to the bus as determined by the device address inputs  $A_0$ ,  $A_1$ , and  $A_2$ .

#### I<sup>2</sup>C Bus Protocol

The I<sup>2</sup>C bus consists of two 'wires', SCL and SDA. The two wires are connected to the  $V_{CC}$  supply via pull–up resistors. Master and Slave devices connect to the 2–wire bus via their respective SCL and SDA pins. The transmitting

device pulls down the SDA line to 'transmit' a '0' and releases it to 'transmit' a '1'.

Data transfer may be initiated only when the bus is not busy (see A.C. Characteristics).

During data transfer, the SDA line must remain stable while the SCL line is HIGH. An SDA transition while SCL is HIGH will be interpreted as a START or STOP condition (Figure 3). The START condition precedes all commands. It consists of a HIGH to LOW transition on SDA while SCL is HIGH. The START acts as a 'wake–up' call to all receivers. Absent a START, a Slave will not respond to commands. The STOP condition completes all commands. It consists of a LOW to HIGH transition on SDA while SCL is HIGH.

#### **Device Addressing**

The Master initiates data transfer by creating a START condition on the bus. The Master then broadcasts an 8-bit serial Slave address. The first 4 bits of the Slave address are set to 1010, for normal Read/Write operations (Figure 4). The next 3 bits are set to 0 0 1. The last bit,  $R/\overline{W}$ , specifies whether a Read (1) or Write (0) operation is to be performed.

#### Acknowledge

After processing the Slave address, the Slave responds with an acknowledge (ACK) by pulling down the SDA line during the 9<sup>th</sup> clock cycle (Figure 5). The Slave will also acknowledge all address bytes and every data byte presented in Write mode if the addressed location is not write protected. In Read mode the Slave shifts out a data byte, and then releases the SDA line during the 9<sup>th</sup> clock cycle. As long as the Master acknowledges the data, the Slave will continue transmitting. The Master terminates the session by not acknowledging the last data byte (NoACK) and by issuing a STOP condition. Bus timing is illustrated in Figure 6.




Figure 6. Bus Timing

## Write Operations

## **Byte Write**

In Byte Write mode the Master sends a START, followed by Slave address, two byte address (Table 8) and data to be written (Figure 7). The Slave, CAT24S128 acknowledges all 4 bytes, and the Master then follows up with a STOP, which in turn starts the internal Write operation (Figure 8). During the internal Write cycle ( $t_{WR}$ ), the CAT24S128 will not acknowledge any Read or Write request from the Master.

## Page Write

The CAT24S128 contains 16,384 bytes of data, arranged in 256 pages of 64 bytes each. A two byte address word (Table 8), following the Slave address, points to the first byte to be written into the memory array. The most significant 8 bits from the address active bits (a13 to a6) identify the page and the last 6 bits (a5 to a0) identify the byte within the page. Up to 64 bytes can be written in one Write cycle (Figure 9). The internal byte address counter is automatically incremented after each data byte is loaded. If the Master transmits more than 64 data bytes, then earlier bytes will be overwritten by later bytes in a 'wrap–around' fashion (within the selected page). The internal Write cycle starts immediately following the STOP.

## Acknowledge Polling

The ready/busy status of the CAT24S128 can be ascertained by sending Read or Write requests immediately following the STOP condition that initiated the internal Write cycle. As long as internal Write is in progress, the CAT24S128 will not acknowledge the Slave address.

## Software Write Protection

The user can select to write-protect partial or full memory array by writing a specific data into the Write Protect Register (WPR). The WPR is located outside of the 16K bytes memory addressing space, at address 1xxx xxxx xxxx xxxx.

The software write protect control bits from the Write Protect Register are shown in Table 9. The write protect control bits, b0 to b3 are non-volatile.

The WPEN (Write Protect Enable) bit enables the write protection when it is set to "1". When the WPEN bit is "0", the whole memory array can be written.

The BP0 and BP1 (Block Protect) bits determine which area is write protected. The user can select to protect a quarter, one half, three quarters or the entire memory by setting these bits according to Table 10. The protected blocks then become read-only.

The least significant bit from the Write Protect Register, WPL allows the user to lock the write protection status. When the WPL bit is set to "1" the control bits, b0 to b3 from WPR cannot be modified. Therefore the protected blocks can be permanently protected. If WPL bit is "0" the status of control bits from the WPR can be changed.

The CAT24S128 will not acknowledge the data byte and the write request will be rejected for the addresses located in the protected area.

NOTE: Once the WPL bit is set to "1", the user can no longer modify the WPR bits, therefore the write protection status is permanently locked.

	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Memory Array	0	х	a13	a12	a11	a10	a9	a8	a7	a6	a5	a4	a3	a2	a1	a0
Write Protect Register	1	х	х	х	х	x	х	х	х	х	х	х	х	х	х	x

## Table 8. BYTE ADDRESS

#### Table 9. WRITE PROTECT REGISTER


b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	0	WPEN	BP1	BP0	WPL

#### Table 10. BLOCK PROTECTION

BP1	BP0	Array Address Protected	Protection
0	0	3000 - 3FFF	Upper Quarter Protection
0	1	2000 - 3FFF	Upper Half Protection
1	0	1000 - 3FFF	Upper 3/4 Array Protection
1	1	0000 - 3FFF	Full Array Protection

#### Writing the Write Protect Register

The write operation to the Write Protect Register is performed using a Byte Write instruction (Figure 7) at address 1xxx xxxx xxxx . The data byte contains the 4 least significant bits as significant bits. The b7 to b4 bits are don't care during the write operation. Sending more than one data byte will cancel the write cycle (Write Protect Register content will not be changed).



\* A15 = 0 for Memory Array access; A15 = 1 for Write Protect Register access A14 = Don't Care bit

#### Figure 7. Byte Write Sequence





Figure 8. Write Cycle Timing



P ≤ 63

Figure 9. Page Write Sequence

## **Read Operations**

#### Immediate Read

Upon receiving a Slave address with the R/W bit set to '1', the CAT24S128 will interpret this as a request for data residing at the current byte address in memory. The CAT24S128 will acknowledge the Slave address, will immediately shift out the data residing at the current address, and will then wait for the Master to respond. If the Master does not acknowledge the data (NoACK) and then follows up with a STOP condition (Figure 10), the CAT24S128 returns to Standby mode.

## Selective Read

To read data residing at a specific location, the internal address counter must first be initialized as described under Byte Write. If rather than following up the two address bytes with data, the Master instead follows up with an Immediate Read sequence, then the CAT24S128 will use the 14 active address bits to initialize the internal address counter and will shift out data residing at the corresponding location. If the Master does not acknowledge the data (NoACK) and then follows up with a STOP condition (Figure 11), the CAT24S128 returns to Standby mode.

## Sequential Read

If during a Read session the Master acknowledges the 1<sup>st</sup> data byte, then the CAT24S128 will continue transmitting data residing at subsequent locations until the Master responds with a NoACK, followed by a STOP (Figure 12). In contrast to Page Write, during Sequential Read the address count will automatically increment to and then wrap–around at end of memory (rather than end of page).

#### Write Protect Register Read

To read the Write Protect Register, the master simply sends a Selective Read instruction (Figure 12) at address 1xxx xxxx xxxx . The data byte shifted out by the device shows the content of the WPR according to Table 9. If the master acknowledges the data byte and send more clocks, the WPR content will continue to be read out.

## **Delivery State**

The CAT24S128 is shipped erased, i.e., all memory array bytes are FFh and the Write Protect Register bits set to 0 (00h).






Figure 10. Immediate Read Sequence and Timing



\* A15 = 0 for Memory Array access; A15 = 1 for Write Protect Register access A14 = Don't Care bit








## PACKAGE DIMENSIONS

WLCSP4, 0.84x0.84 CASE 567KV **ISSUE B** 




- NOTES:

   DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
   CONTROLLING DIMENSION: MILLIMETERS.
   DATUM C, THE SEATING PLANE, IS DEFINED BY THE SPHERICAL CROWNS OF THE CONTACT BALLS.
   COPLANARITY APPLIES TO SPHERICAL CROWNS OF THE SOLDER BALLS.
   DIMENSION & IS MEASURED AT THE MAXIMUM CON-TACT BALL DIAMETER PARALLEL TO DATUM C.

	MILLIMETERS						
DIM	MIN	NOM	MAX				
A			0.35				
A1	0.08	0.10	0.12				
A2	0.23 REF						
b	0.16	0.18	0.20				
D	0.81	0.84	0.87				
E	0.81	0.84	0.87				
е	0.40 BSC						
e1	0.50 BSC						


#### RECOMMENDED SOLDERING FOOTPRINT\*



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## PACKAGE DIMENSIONS


WLCSP4, 0.84x0.84 CASE 567PC **ISSUE A** 



- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DATUM C, THE SEATING PLANE, IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS. 4. COPLANARITY APPLIES TO THE SPHERICAL CROWNS OF THE SOLDER BALLS. 5. DIMENSION & IS MEASURED AT THE MAXIMUM CONTACT BALL DIAMETER PARALLEL TO DATUM C. 6. BACKSIDE COATING IS OPTIONAL.

	MILLIMETERS					
DIM	MIN	NOM	MAX			
Α			0.30			
A1	0.08	0.10	0.12			
A2	0.15 REF					
A3	0.025 REF					
b	0.16	0.18	0.20			
D	0.81	0.84	0.87			
Е	0.81	0.84	0.87			
е	0.40 BSC					
e1	0.50 BSC					

#### RECOMMENDED **SOLDERING FOOTPRINT\***



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **ORDERING INFORMATION** (Notes 9 thru 12)

Device Order Number	Specific Device Marking	Package Type	Temperature Range	Lead Finish	Shipping
CAT24S128C4ATR	E	WLCSP 4-ball	Industrial (-40°C to +85°C)	N/A	Tape & Reel, 5,000 Units / Reel
CAT24S128C4UTR	E	WLCSP 4-ball	Industrial (–40°C to +85°C)	N/A	Tape & Reel, 5,000 Units / Reel

9. All packages are RoHS-compliant (Lead-free, Halogen-free).

10. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

11. For detailed information and a breakdown of device nomenclature and numbering systems, please see the ON Semiconductor Device Nomenclature document, TND310/D, available at www.onsemi.com

12. Caution: The EEPROM devices delivered in WLCSP must never be exposed to ultraviolet light. When exposed to ultraviolet light the EEPROM cells lose their stored data.

ON Semiconductor is licensed by Philips Corporation to carry the I<sup>2</sup>C Bus Protocol.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor roducts, "including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor." "Typical" parameters which may be provided in ON Semiconductor dates thesets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or the rights of others. ON Semiconductor and its officers, employees or use ON Semiconductor products for any such unitneded or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized claim alleges that ON Semiconductor was neglige

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative