

AM25S18

Quad D Register with Standard and Three-State Outputs

The AM25S18 consists of four D-type flip-flops with a buffered common clock. Information meeting the set-up and hold requirements on the D inputs is transferred to the Q outputs on the LOW-to-HIGH transition of the clock.

The same data as on the Q outputs is enabled at the three-state Y outputs when the "output control" (\overline{OE}) input is LOW. When the \overline{OE} input is HIGH, the Y outputs are in the high-impedance state.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

Am25S18

Quad D Register with Standard and Three-State Outputs

DISTINCTIVE CHARACTERISTICS

- Advanced Schottky technology
- Four D-type flip-flops
- Four standard totem-pole outputs
- · Four three-state outputs
- 75MHz clock frequency

GENERAL DESCRIPTION

The Am25S18 consists of four D-type flip-flops with a buffered common clock. Information meeting the set-up and hold requirements on the D inputs is transferred to the Q outputs on the LOW-to-HIGH transition of the clock.

The same data as on the Q outputs is enabled at the three-state Y outputs when the "output control" (\overline{OE}) input is LOW. When the \overline{OE} input is HIGH, the Y outputs are in the high-impedance state.


The Am25S18 is a 4-bit, high speed Schottky register intended for use in real-time signal processing systems

where the standard outputs are used in a recursive algorithm and the three state outputs provide access to a data bus to dump the results after a number of iterations.

The device can also be used as an address register or status register in computers or computer peripherals.

Likewise, the Am25S18 is also useful in certain display applications where the standard outputs can be decoded to drive LED's (or equivalent) and the three-state outputs are bus organized for occasional interrogation of the data as displayed.

BLOCK DIAGRAM




RELATED PRODUCTS

Part No.	Description	
Am25S07	Register	
Am25S08	Register	
Am25S09	Register	
Am25S374	Register	
Am29821-26	Register	


03613B

CONNECTION DIAGRAM Top View




Note: Pin 1 is marked for orientation

LOGIC SYMBOL




METALLIZATION AND PAD LAYOUT



ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Device	ty	pe		
Quad	Ď	Register	r with	Standard
and 7	Thre	ee-State	Outpu	uts

Valid Co	mbinations
Am25S18	PC DC, DM FM XC, XM

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

01110

	PIN DESCRIPTION					
Pin No.	Name	1/0	Description			
	Di	T	The four data inputs to the register.			
	Qi	0	The four data outputs of the register with standard totem-pole active pull-up outputs. Data is passed non-inverted.			
	Yi	0	The four three-state data outputs of the register. When the three-state outputs are enabled, data is passed non-inverted. A HIGH on the "output control" input forces the Y _i outputs to the high-impedance state.			
9	СР	1	Clock. The buffered common clock for the register. Enters data on the LOW-to-HIGH transition.			
7	ŌĒ	0	Output Control. When the $\overline{\text{OE}}$ input is HIGH, the Y_i outputs are in the high-impedance state. When the $\overline{\text{OE}}$ input is LOW, the TRUE register data is present at the Y_i outputs.			

TRUTH TABLE

	INPUTS			PUTS	
ŌĒ	CLOCK CP	D	Q	Y	NOTES
н		Х	NC	Z	_
l H	н	Х	NC	Z Z Z	-
н	1	L	L	Z	-
Н	t	н	н	Z	-
L	1	L	L	L	-
L	1	н	н	н	- 1
L	_	-	L	L	1
L	-	-	Н	Н	1


L = LOW NC = No change
H = HIGH t = LOW to HIGH transition
X = Don't care Z = High impedance
Note: 1. When OE is LOW, the Y output will be in the same logic state as the Q output.

LOADING RULES (In Unit Loads)


			Fan-out		
Input/Output	Pin Nos.	Input Unit Load	Output HIGH	Output LOW	
D ₀	1	1			
Q ₀	2	-	20	10*	
Y ₀	3	-	40/130	10*	
D ₁	4	1	-	-	
Q ₁	5	-	20	10*	
Y ₁	6	-	40/130	10*	
ŌĒ.	7	1	_	-	
GND	8	-	-	-	
СР	9	1	-	-	
Y ₂	10	_	40/130	10°	
Q ₂	11	-	20	10*	
D ₂	12	1	_	-	
Y3	13	-	40/130	10*	
Q ₃	14	-	20	10*	
D ₃	15	1		-	
V _{CC}	16	-,			

A Schottky TTL Unit Load is defined as $50\mu\text{A}$ measured at 2.7V HIGH and -2.0mA measured at 0.5V LOW.

^{*}Fan-out on each Q_i and Y_i output pair should not exceed 15 unit loads (30mA) for $i=0,\ 1,\ 2,\ 3.$



The Am25S18 Used As Display Register With Bus Interrogate Capability.



The Am25S18 As A Variable Length (1, 2, 3 or 4 Word) Shift Register.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
(Ambient) Temperature Under Bias55°C to +125°C
Supply Voltage to Ground Potential
(Pin 16 to Pin 18) Continuous0.5V to +7.0V
DC Voltage Applied to Outputs For
HIGH Output State0.5V to +VCC max
DC Input Voltage0.5V to +5.5V
DC Output Current, Into Outputs
DC Input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

0°C to +70°C
+ 4.75V to + 5.25V
55°C to +125°C
+ 4.5V to + 5.5V
over which the function-

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 2)			Min	Typ (Note 1)	Max	Units	
					MIL	2.5	3.4		
	CONTRACTOR OF STREET	VCC = MIN.	Q 1	Q IOH = -1mA COI		2.7	3.4		l
VoH	Output HIGH Voltage	VIN = VIH or VIL		XM, IOH =	-2mA	2.4	3.4		Volts
		Y XC, I _{OH} = -6.5mA		2.4	3.2				
YoL	Output LOW Voltage (Note 6)	V _{CC} = MIN., I _{OL} = 20mA V _{IN} = V _{IH} or V _{IL}				0.5	Volts		
ViH	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0	1		Volts		
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs				8.0	Volts		
V _I	Input Clamp Voltage	V _{CC} = MIN., I _{IN} = -18mA				-1.2	Volts		
I _{IL} (Note 3)	Input LOW Current	V _{CC} = MAX., V _{IN} = 0.5V				-2.0	mA		
I _{IH} (Note 3)	Input HIGH Current	V _{CC} = MAX., V _{IN} = 2.7V				50	μА		
l _l	input HIGH Current	VCC = MAX., VIN =	5.5V					1.0	mA
20	Y Output Off-State				VO = 2.4V			50	
ю	Leakage Current	V _{CC} = MAX.			V _O = 0.4V			-50	μА
Isc	Output Short Circuit Current (Note 4)	V _{CC} = MAX.		-40		-100	mA		
Icc	Power Supply Current	V _{CC} = MAX. (Note 5)			80	130	mA		

- Notes: 1. Typical limits are at V_{CC} = 5.0V, T_A = 25°C ambient and maximum loading.

 2. For conditions shown as MIN. or MAX., use the appropriate value specified under Operating Ranges for the applicable device type.

 3. Actual input currents = Unit Load Current x Input Load Factor (See Loading Rules).

 4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.


 5. I_{CC} is measured with all inputs at 4.5V and all outputs open.

 6. Measured on Q outputs with Y outputs open. Measured on Y outputs with Q outputs open.

9

Parameters	Description		Test Conditions	Min	Тур	Max	Units
tplH	Clock to Q Output	8.4.6.8.4.4			6.0	9.0	ns
tphL	Clock to G Output				8.5	13	l lis
t _{pw} Clock Pulse Widt	Clark Balan Midth	HIGH		7.0			
	Clock Pulse Width	LOW		9.0			ns
t _s	Data		C _L = 15pF	5.0			ns
t _h	Data			3.0			ns
tplH	Clock to Y Output				6.0	9.0	
tphL	(ÕĒ LOW)				8.5	13	ns
t _{ZH}					12.5	19	,
t _{ZL}	Outsid Control to (12	18]
t _{HZ}	Output Control to Output		0 - 50=5		4.0	6.0	ns
t _{LZ}	7		C _L = 5.0pF		7.0	10.5	1
f _{max}	Maximum Clock Fre	equency	C _L = 15pF	75	100		MHz

SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.