SN54ALS574B, SN54AS574, SN54AS575 SN74ALS574B, SN74ALS575A, SN74AS574, SN74AS575 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SDAS165B - JUNE 1982 - REVISED JULY 1995

- 3-State Buffer-Type Noninverting Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Buffered Control Inputs
- SN74ALS575A and AS575 Have Synchronous Clear
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), Standard Plastic (N, NT) and Ceramic (J, JT) 300-mil DIPs, and Ceramic Flat (W) Packages

description


These octal D-type edge-triggered flip-flops feature 3-state outputs designed specifically for bus driving. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops enter data on the low-to-high transition of the clock (CLK) input. The SN74ALS575A, SN54AS575, and SN74AS575 may be synchronously cleared by taking the clear (CLR) input low.


The output-enable (\overline{OE}) input does not affect internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54ALS574B, SN54AS574, and SN54AS575 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS574B, SN74ALS575A, SN74AS574, and SN74AS575 are characterized for operation from 0°C to 70°C.


SN54ALS574B, SN54AS574 . . . J OR W PACKAGE SN74ALS574B, SN74AS574 . . . DW OR N PACKAGE (TOP VIEW)




SN54ALS574B, SN54AS574 . . . FK PACKAGE (TOP VIEW)



SN54AS575 ... JT OR W PACKAGE SN74ALS575A, SN74AS575 ... DW OR NT PACKAGE (TOP VIEW)



SN54AS575 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection



SDAS165B - JUNE 1982 - REVISED JULY 1995

Function Tables

SN54ALS574B, SN74ALS574B, SN54AS574, SN74AS574 (each flip-flop)


	INPUTS		ОИТРИТ
ŌĒ	CLK	D	Q
L	↑	Н	Н
L	\uparrow	L	L
L	L	Χ	Q_0
Н	X	Χ	Z

SN74ALS575A, SN54AS575, SN74AS575 (each flip-flop)


	INP	UTS	OUTPUT	
ŌĒ	CLR	CLK	D	Q
L	L	1	Χ	L
L	Н	\uparrow	Н	Н
L	Н	\uparrow	L	L
L	Н	L	Χ	Q_0
н	X	Н	Χ	Z

logic symbols†

SN54ALS574B, SN74ALS574B, SN54AS574, SN74AS574



SN74ALS575A, SN54AS575, SN74AS575



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, J, JT, N, and NT packages.



SDAS165B - JUNE 1982 - REVISED JULY 1995

logic diagrams (positive logic)

SN54ALS574B, SN74ALS574B, SN54AS574, SN74AS574 OE 1 CLK 11 1D 2 10 19 10

SN74AS575 OE 2 CLK 14 CLR 1 1D 3 1D 22 1Q

SN74ALS575A, SN54AS575.

To Seven Other Channels

Pin numbers shown are for the DW, J, JT, N, and NT packages.

To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}	7 V
Input voltage, V _I	7 V
Voltage applied to a disabled 3-state output	
Operating free-air temperature range, T _A : SN54ALS574B	55°C to 125°C
SN74ALS574B, SN74ALS575A	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SNS	4 ALS 57	′4B	SN74ALS574B SN74ALS575A			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX		
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
V _{IH}	High-level input voltage		2			2			V	
V _{IL}	Low-level input voltage				0.7			0.8	٧	
IOH	High-level output current				-1			-2.6	mA	
loL	Low-level output current				12			24	mA	
	Clarit for more and	ALS574B	0		28	0		35	MHz	
^f clock	Clock frequency	SN74ALS575A				0		30	IVI□∠	
	Pulse duration	ALS574B, CLK high or low	16.5			14				
l t _w	Pulse duration	SN74ALS575A, CLK high or low				16.5			ns	
	2 · '' · ' · ' · ' · '	Data	15			15				
t _{su}	Setup time before CLK↑	SN74ALS575A, CLR				15			ns	
		Data	4			0			ns	
l ^t h	Hold time after CLK↑	SN74ALS575A, CLR				0				
T _A	Operating free-air temperature		-55		125	0		70	°C	



SN54ALS574B, SN54AS574, SN54AS575 SN74ALS574B, SN74ALS575A, SN74AS574, SN74AS575 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SDAS165B - JUNE 1982 - REVISED JULY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		ETER TEST CONDITIONS		SNS	54ALS57	′4B		4ALS57 4ALS57		UNIT
				MIN	TYP	MAX	MIN	TYPT	MAX	
V _{IK}		V _{CC} = 4.5 V,	I _I = −18 mA			-1.2			-1.2	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2	2		V _{CC} -2	2		
Vон		V _{CC} = 4.5 V	I _{OH} = −1 mA	2.4	3.3					V
		vCC = 4.5 v	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
Voi		V _{CC} = 4.5 V	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
VOL		VCC = 4.5 V	$I_{OL} = 24 \text{ mA}$					0.35	0.5	٧
lozh		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 \text{ V}$			20			20	μΑ
lozL		$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.4 \text{ V}$			-20			-20	μΑ
Ц		$V_{CC} = 5.5 \text{ V},$	$V_I = 7 V$			0.1			0.1	mA
ΉΗ		$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20			20	μΑ
կլ		$V_{CC} = 5.5 \text{ V},$	$V_{ } = 0.4 V$			-0.2			-0.2	mA
10‡		$V_{CC} = 5.5 V$,	V _O = 2.25 V	-20		-112	-30		-112	mA
			Outputs high		11	18		11	18	
	ALS574B	V _{CC} = 5.5 V	Outputs low		17	27		17	27	
ICC			Outputs disabled		17	28		17	28	mA
			Outputs high		10	17		10	17	
	SN74ALS575A	V _{CC} = 5.5 V	Outputs low		15	24		15	24	
			Outputs disabled		16	30		16	30	

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		(V _{CC} = 4.5 C _L = 50 pF R1 = 500 (R2 = 500 (T _A = MIN 1	= , 2, 2,			UNIT
			SN54AL	S574B	SN74AL	S574B	SN74AL	S575A	
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			28		35		30		MHz
^t PLH	CLK	_	4	22	3	14	4	14	ns
^t PHL	OLK	Q	4	17	4	14	4	14	115
^t PZH	<u>le</u>		4	21	3	18	4	18	ns
^t PZL	OE	Q	4	26	4	18	4	18	115
^t PHZ	ŌĒ a	0	2	16	1	10	2	10	ns
t _{PLZ}		2	25	2	12	3	13	115	

[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

SN54ALS574B, SN54AS574, SN54AS575 SN74ALS574B, SN74ALS575A, SN74AS574, SN74AS575 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SDAS165B - JUNE 1982 - REVISED JULY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}	7 V
Input voltage, V _I	7 V
Voltage applied to a disabled 3-state output	
Operating free-air temperature range, T _A : SN54AS574, SN54AS575	55°C to 125°C
SN74AS574, SN74AS575	0°C to 70°C
Storage temperature range	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

				154AS57 154AS57		SN74AS574 SN74AS575			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX		
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	٧	
V_{IH}	High-level input voltage		2			2			٧	
V _{IL}	Low-level input voltage				0.8			0.8	٧	
IOH	High-level output current				-12			-15	mA	
loL	Low-level output current				32			48	mA	
fclock*	Clock frequency		0		100	0		90	MHz	
. *	Pulse duration	CLK high	5			5.5				
t _w *	Pulse duration	CLK low	4			5.5			ns	
. *		Data	3			5.5				
t _{su} *	Setup time before CLK↑	AS575, CLR high or low	6.5			6.5			ns	
1. *		Data	3			3				
th*	Hold time after CLK↑	AS575, CLR	0			0			ns	
ТД	Operating free-air temperature				125	0		70	°C	

^{*} On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



SN54ALS574B, SN54AS574, SN54AS575 SN74ALS574B, SN74ALS575A, SN74AS574, SN74AS575 OCTAL D-TYPÉ EDGE-TRIGGÉRED FLIP-FLOPS WITH 3-STATE OUTPUTS

SDAS165B - JUNE 1982 - REVISED JULY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			154AS57 154AS57			174AS57 174AS57	-	UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
٧ _{IK}		V _{CC} = 4.5 V,	I _I = −18 mA			-1.2			-1.2	V
		V _{CC} = 4.5 V to 5.5 V,	I _{OH} = −2 mA	V _{CC} -2	2		V _{CC} -2	2		
Vон		V 45V	I _{OH} = -12 mA	2.4	3.2					V
		V _{CC} = 4.5 V	I _{OH} = -15 mA				2.4	3.3		
		V 45V	I _{OL} = 32 mA		0.29	0.5				
VOL		$V_{CC} = 4.5 \text{ V}$	I _{OL} = 48 mA					0.34	0.5	V
lozh		$V_{CC} = 5.5 \text{ V},$	V _O = 2.7 V			50			50	μΑ
lozL		$V_{CC} = 5.5 \text{ V},$	V _O = 0.4 V			-50			-50	μΑ
I _I		$V_{CC} = 5.5 \text{ V},$	V _I = 7 V			0.1			0.1	mA
lіН		V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
	OE, CLK, CLR	V 55V	V 04V			-0.5			-0.5	0
۱۱۲	D	V _{CC} = 5.5 V,	V _I =℃'.4′ v			-3			-2	mA
10 [‡]	_	$V_{CC} = 5.5 \text{ V},$	V _O = 2.25 V	-30		-112	-30		-112	mA
			Outputs high		73	116		73	116	
	AS574	V _{CC} = 5.5 V	Outputs low		85	134		85	134	
			Outputs disabled		84	134		84	134	mA
ICC			Outputs high		78	126		78	126	
	AS575	V _{CC} = 5.5 V	Outputs low		89	142		89	142	
			Outputs disabled		88	142		88	142	

 $[\]dagger$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	то (оитрит)	C _l R1 R2	CC = 4.5 _ = 50 pF l = 500 Ω 2 = 500 Ω \ = MIN t	<u>),</u>	,	UNIT
	,		SN54A SN54A		SN74A SN74A		
			MIN	MAX	MIN	MAX	
f _{max} *			100		90		MHz
^t PLH	CLK	Amy	3	11	3	8	ns
^t PHL	OLK	Any Q	4	11	4	9	115
^t PZH	<u>le</u>	A O	2	7	2	6	ns
^t PZL	OE	Any Q	3	11	3	10	115
^t PHZ	ŌĒ	Any Q	2	7	2	6	ns
^t PLZ) J	Ally Q	2	7	2	6	115

^{*} On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.




[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SDAS165B - JUNE 1982 - REVISED JULY 1995

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright @ 1996, Texas Instruments Incorporated