TVP3030 Data Manual

Video Interface Palette

SLAS111 October 1995







IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Contents

Se	ction		Title	Page
1	1.1 1.2 1.3 1.4 1.5	Feature Function Termina Orderin	es nal Block Diagram al Assignments g Information	1–2 1–3 1–5 1–6
2	Deta	iled Des	cription	2–1
	2.1		terface	
	2.2	Color P	alette RAM	
		2.2.1	Writing to Color-Palette RAM	
		2.2.2	Reading From Color-Palette RAM	2–3
		2.2.3	8- or 6-Bit Mode Selection	
		2.2.4	Pixel Read-Mask Register	
		2.2.5	Palette-Page Register	
	2.3		and Overscan Color Registers	
	2.4		Selection	
	2.5		ock Generators	
		2.5.1	Pixel Clock PLL	
		2.5.2	Memory Clock PLL	
		2.5.3	Loop Clock PLL	
	2.6		Buffer Interface	
		2.6.1	Frame-Buffer Clocking	
		2.6.2	Frame Buffer Timing Without Using SCLK	
		2.6.3	Frame Buffer Timing Using SCLK	
	0.7	2.6.4	Split Shift-Register-Transfer Support	
	2.7	-	outer	
	0.0	2.7.1	Byte Router Control Register	
	2.8		exing Modes of Operation	
		2.8.1	Little-Endian and Big-Endian Data Format	
		2.8.2	VGA Modes	
		2.8.3	Pseudo-Color Mode	
		2.8.4	Direct-Color Mode	
		2.8.5 2.8.6	True-Color Mode	
		2.8.7		
	2.0		Multiplex-Control Registers	
	2.9	2.9.1	p Cursor	
		2.9.1		
		2.9.2	Cursor Positioning	
		2.9.3	Interlaced Cursor Operation	
		۷.3.4	IIIIEIIACEU CUISUI ODEIAIIUII	Z-00

Contents (Continued)

Section		Title	Page
2.11 2.12 2.13 2.14 2.15	Oversca Horizon Test Fu 2.13.1 2.13.2 2.13.3 2.13.4 Reset . Analog	Cey Switching an Border Intal Zooming Inctions I6-Bit CRC Sense Comparator Output and Test Register Identification Code Silicon Revision Output Specifications Extremal Control Register Miscellaneous-Control Register Indirect Cursor-Control Register Direct Cursor-Control Register Cursor-Position (x, y) Registers Latch-Control Register Color-Key Control Register Color-Key Control Register Color-Key (Overlay, Red, Green, Blue) Registers CRC Remainder LSB and MSB Registers CRC Bit Select Register	2-39 2-40 2-40 2-41 2-42 2-42 2-45 2-45 2-45 2-46 2-47 2-47 2-48 2-48 2-49
3.1 3.2 3.3 3.4 3.5 3.6 3.7	Absolut Recoming Electric Operati Timing Switching	te Maximum Ratings Over Operating Free-Air Temperature Range mended Operating Conditions al Characteristics ng Characteristics Requirements ng Characteristics ng Characteristics Diagrams	3-1 3-1 3-2 3-3 3-4 3-5
Appendix	(A F	requency Synthesis PLL Register Settings	. A–1
Appendia	кВ Р	LL Programming Examples	. B–1
Appendix	C P	C-Board Layout Considerations	. C–1
Appendix	CD N	lechanical Data	. D–1

List of Illustrations

Figure	Title	Page
1–1 1–2	Functional Block Diagram	
2–13	TVP3030 Clocking Scheme Loop Clock PLL Operation Typical Configuration – VRAM Clocked by Accelerator Typical Configuration – VRAM Clocked by TVP3030 Frame Buffer Timing Without Using SCLK Frame Buffer Timing Using SCLK Frame Buffer Timing Using SCLK (With First SCLK Pulse Relocated) Cursor-RAM Organization Cursor Positioning Overscan Border CRC Algorithm Equivalent Circuit of the Current Output (IOG) Composite Video Output (With 0 IRE, 8-Bit Output) Composite Video Output (With 7.5 IRE, 8-Bit Output)	2-11 2-14 2-15 2-16 2-16 2-36 2-37 2-40 2-41 2-43 2-44
3–1 3–2	MPU Interface Timing	

List of Tables

Table	Title	Page
2–1 2–2 2–3	Direct Register Map	2–2
2–3	Color Register Address Format	
2–5	Clock-Selection Register Bits CSR(2-0)	
2–6	PLL Top Level Registers	
2–7	PLL Address Register	2–6
2–8	PLL Data Register Pointer Format	
2–9	Pixel Clock PLL Registers	
2-10	Pixel Clock PLL Frequency Selection	2–8
2–11	MCLK PLL Registers	
2–12	MCLK/Loop Clock Control Register	
2–13	3 - 1 - 3 - 1 - 3 - 1 - 1	
	Loop Clock PLL Settings for Packed-24 Modes	
2–15	-,	
	Multiplex Mode and Bus-Width Selection	
	Pseudo-Color Mode Pixel-Latching Sequence	
2–18		
2–19	. 20102 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
2–20	(,,,	
2–21	= (2.19 =	
2–22		
	General-Control Register	
2–24	·····oooiiaiioodo ooiiiioi itogiata iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii	
2–25		
2–26	=gg	
2–27		
	Color-Key Control Register	
2–29	CRC Bit Select Register	2–49

1 Introduction

The TVP3030 is an advanced video interface palette (VIP) from Texas Instruments implemented in EPICTM 0.8-micron CMOS process. The TVP3030 is a 128-bit VIP that provides virtually all features of the 64-bit TVP3026. The TVP3030 doubles the pixel bus bandwidth, enabling 24-bit/pixel displays at resolutions up to 1600×1280 at a 76-Hz refresh rate. Also, 24-bit/pixel graphics at 1280×1024 resolution may be implemented at higher refresh rates with or without the use of pixel packing.

With the wider pixel bus comes additional 24-bit/pixel multiplexing modes: 4:1 (128-bit bus width for overlay and RGB) and 5:1 (120-bit bus width for RGB). The byte router function allows pseudo-color or monochrome image data to be taken from the red, green, or blue color channels. This enables high performance 24-bit/pixel architectures organized as red, green, and blue memory banks to provide 8-bit/pixel modes as well.

The TVP3030 extends the packed-24 modes to include 16:3 (pixels:load clocks) using a 128-bit pixel bus width. This enables, for example, 24-bit/pixel graphics at 220 MHz pixel rate with only a 40 MHz VRAM serial output. With the 8:3 packed-24 mode (64-bit pixel bus width), a 24-bit/pixel display with 1280 x 1024 resolution may be packed into 4 megabytes of VRAM. A PLL-generated, 50 % duty cycle reference clock is output in the packed-24 modes, maximizing VRAM cycle time.

The TVP3030 supports all of the pixel formats of the TVP3026 VIP. Data can be split into 4 or 8 bit planes for pseudo-color mode or split into 12-, 16- or 24-bit true-color and direct-color modes. For the 24-bit direct color modes, an 8-bit overlay plane is available. The 16-bit direct- and true-color modes can be configured to IBM XGA® (5, 6, 5), TARGA® (5, 5, 5, 1), or (6, 6, 4) as another existing format. An additional 12-bit mode (4, 4, 4, 4) is supported with 4 bits for each color and overlay. All color modes support selection of little or big endian data format for the pixel bus. Additionally, the device is also software compatible with the IMSG176/8 and Bt476/8 color palettes.

Two fully programmable PLLs for pixel clock and memory clock functions are provided for dramatic improvements in graphics system cost and integration. A third loop clock PLL is incorporated making pixel data latch timing much simpler than with other existing color palettes. In addition, an external digital clock input is provided for VGA modes. The reference clock output is driven by the loop clock PLL and provides a timing reference to the graphics accelerator. The shift clock output may be used directly as the VRAM shift clock.

Like the TVP3026, the TVP3030 also integrates a complete, IBM XGA-compatible hardware cursor on chip, making significant graphics performance enhancements possible. Additionally, color-keyed switching is provided, giving the user an efficient means of combining graphic overlays and direct-color images on-screen.

The TVP3030 has three 256-by-8 color lookup tables with triple 8-bit video digital-to-analog converters (DACs) capable of directly driving a doubly terminated 75- Ω line. The lookup tables are designed with a dual-ported RAM architecture that enables ultra-high speed operation.

The device features a separate VGA bus which supports the integrated VGA modes in graphics accelerator applications, allowing efficient support for VGA graphics and text modes. The separate bus is also useful for accepting data from the feature connector of most VGA supported personal computers, without the need for external data multiplexing.

EPIC is a trademark of Texas Instruments Incorporated. XGA is a registered trademark of IBM. TARGA is a registered trademark of Truevision Incorporated. The TVP3030 is highly system integrated. It can be connected to the serial port of VRAM devices without external buffering and connected to many graphics engines directly. It also supports the split shift-register transfer operation, which is common to many industry standard VRAM devices. To aid in manufacturing test and field diagnosis, several highly integrated test functions have been designed to enable simplified testing of the palette and the entire graphics subsystem.

1.1 Features

- Supports System Resolutions up to 1600 × 1280 @ 86-Hz Refresh Rate
- Supports Color Depths of 4, 8, 16, 24 and 32 Bit/Pixel, All at Maximum Resolution
- 128-Bit-Wide Pixel Bus
- Versatile Direct-Color Modes:
 - 24-Bit/Pixel with 8-Bit Overlay (O, R, G, B)
 - 24-Bit/Pixel Packed-24 (R, G, B)
 - 16-Bit/Pixel (5, 6, 5) XGA Configuration
 - 16-Bit/Pixel (6, 6, 4) Configuration
 - 15-Bit/Pixel With 1 Bit Overlay (1, 5, 5, 5) TARGA Configuration
 - 12-Bit/Pixel With 4 Bit Overlay (4, 4, 4, 4)
- True-Color Gamma Correction
- Supports Packed Pixel Formats for 24 Bit/Pixel Using a 32, 64, or 128 Bit/Pixel Bus
- 50% Duty Cycle Reference Clock for Higher Screen Refresh Rates in Packed-24 Modes
- Programmable Frequency Synthesis PLLs for Dot Clock and Memory Clock
- Loop Clock PLL Compensates for System Delay and Guarantees Reliable Data Latching
- Versatile Pixel Bus Interface Supports Little- and Big-Endian Data Formats
- 175-, 220- and 250-MHz Versions
- On-Chip Hardware Cursor, 64 × 64 × 2 Cursor (XGA and X-Windows Functionally Compatible)
- Byte Router Allows Use of R, G, or B Direct-Color Channels Individually
- Direct Interfacing to Video RAM
- Supports Overscan for Creation of Custom Screen Borders
- Color-Keyed Switching of Direct Color and True Color or Overlay
- Triple 8-Bit D/A Converters
- Analog Output Comparators for Monitor Detection
- RS-343A Compatible Outputs
- Direct VGA Pass-Through Capability
- Palette Page Register
- Horizontal Zooming Capability
- EPIC 0.8-μm CMOS Process

1.2 Functional Block Diagram




Figure 1–1. Functional Block Diagram

1.2. Functional Block Diagram (Continued) $_{\mbox{\tiny REF}}$




Figure 1–1. Functional Block Diagram (Continued)

1.3 Terminal Assignments




Figure 1-2. Terminal Assignments

1.4 Ordering Information

TVP3030 - XXX XXX

Pixel Clock Frequency Indicator

MUST CONTAIN THREE CHARACTERS:

- -175: 175-MHz pixel clock
- -220: 220-MHz pixel clock
- -250: 250-MHz pixel clock

Package

MUST CONTAIN THREE LETTERS:

- -175: PPA Plastic Quad Flatpack
- -220: PPA Plastic Quad Flatpack
- -250: MEP Metal Quad Flatpack

1.5 Terminal Functions

TERM	TERMINAL		DECORIDATION				
NAME	NO.	I/O	DESCRIPTION				
AV _{DD}	104-107		Analog power. All AV $_{DD}$ terminals must be connected. A separate cutout in the DV $_{DD}$ plane should be made for AV $_{DD}$. The DV $_{DD}$ and AV $_{DD}$ planes should be connected only at a single point through a ferrite bead close to where power enters the board.				
CLK0	128	Ι	Dot clock 0 TTL input. CLK0 can be selected to drive the dot clock at frequencies up to 140 MHz. When using the VGA port, the maximum frequency is 85 MHz. CLK0 can be selected as the latch clock for VGA data and video controls. (power-up default).				
COMP1, COMP2	101, 103	Ι	Compensation. COMP1 and COMP2 provide compensation for the internal reference amplifier. A 0.1- μ F ceramic capacitor is required between COMP1 and COMP2. This capacitor must be as close to the device as possible to avoid noise pick up.				
DV _{DD}	29, 30, 67, 90, 153, 174		Digital power. All DV _{DD} terminals must be connected to the digital power plane with sufficient decoupling capacitors near the TVP3030.				
D7-D0	69-76	I/O	MPU interface data bus. These terminals are used to transfer data in and out of the register map, palette RAM, and cursor RAM.				
FS ADJUST	100	I	Full-scale adjustment. A resistor connected between this terminal and ground controls the full-scale range of the DACs.				
GND	27, 28, 68, 89, 93, 95, 97, 99, 108–111, 154, 172, 173		Ground. All GND terminals must be connected. A common ground plane should be used.				

NOTE: All unused inputs should be tied to a logic level and not be allowed to float.

1.5 Terminal Functions (Continued)

TERM							
NAME	NO.	1/0	DESCRIPTION				
HSYNCOUT, VSYNCOUT	91, 92	0	Horizontal and vertical sync outputs. These outputs are pipeline delayed versions of the selected sync inputs. Output polarity inversion may be independently selected using general control register bits GCR(1,0).				
IOR, IOG, IOB	94, 96, 98	0	Analog current outputs. These outputs can drive a 37.5- Ω load directly (doubly terminated 75- Ω line), thus eliminating the requirement for any external buffering.				
LCLK	159	I	Latch clock input. LCLK is used to latch pixel-bus-input data and system video controls. VGA data may also be latched with LCLK if so selected. LCLK may be a delayed version of RCLK or a divided and delayed version of RCLK provided that linear phase changes in RCLK cause corresponding linear phase changes in LCLK.				
MCLK	157	0	Memory clock output. MCLK is the output of an independently programmable PLL frequency synthesizer. The dot clock may be output on this terminal while the MCLK frequency is reprogrammed.				
PCLKOUT	177	0	Pixel clock PLL output. PCLKOUT is a buffered version of the pixel clock PLL output and is mainly for test purposes. This output is independent of the dot clock source selected by the clock selection register.				
PLLGND	175		Ground for regulated PLL supplies. Decoupling capacitors should be connected between PLLV _{DD} and PLLGND. PLLGND should be connected to the system ground plane through a ferrite bead.				
PLLV _{DD}	176, 178		PLL power supply. PLLV _{DD} must be a well regulated 5 V power supply voltage. Decoupling capacitors should be connected between PLLV _{DD} and PLLGND. Terminal 176 supplies power to the pixel clock PLL. Terminal 178 supplies power to the MCLK PLL and the loop clock PLL.				
ovs	120	I	Overscan input. OVS is used to control the display of custom screen borders. If OVS is not used, it should be connected to GND.				
ODD/EVEN	158	I	Odd or even field display. ODD/EVEN indicates odd or even field during interlaced display for cursor operation. Logic 0 indicates the even field and logic 1 indicates the odd field.				
PLLSEL1, PLLSEL0	179, 180	I	Pixel clock PLL frequency selection. Selects among two fixed frequencies and the programmed frequency of the pixel clock PLL.				
P127-P0	1-26, 31-63, 80-84, 87, 88, 129-152, 162-171, 181-208	I	Pixel input port. The port can be used in various multiplexing modes. Unused terminals should not be allowed to float.				

NOTE: All unused inputs should be tied to a logic level and not be allowed to float.

1.5 Terminal Functions (Continued)

TERM	TERMINAL							
NAME	NO.	1/0	DESCRIPTION					
RCLK	160	0	Reference clock output. RCLK can be programmed to output either the pixel clock PLL (power up default) or the loop clock PLL. The pixel clock PLL is selected to provide a reference clock to the VGA controller. In this configuration, the VGA controller returns VGA data and video controls along with a synchronous clock which becomes the TVP3030 dot clock source via CLK0. For all other modes, the loop clock PLL is selected to provide the reference clock. In this configuration, the pixel clock PLL (or external clock) becomes the TVP3030 dot clock source. The reference clock is used to generate VRAM shift clocks (or clock a VGA controller) and generate video controls. The pixel port (or VGA port) and video controls are latched by LCLK. The loop clock PLL controls the phase of RCLK to phase-lock the received LCLK with the internal dot clock. For systems that use SCLK as the VRAM shift clock, RCLK should be connected to LCLK. An external buffer may be used between RCLK and LCLK if SCLK is also buffered, within the timing constraints of the TVP3030. RCLK is not gated off during blank.					
REF	102	I/O	Voltage reference for DACs. An internal voltage reference of nominally 1.235 V is provided, which requires an external 0.1-µF ceramic capacitor between REF and analog GND. However, the internal reference voltage can be overdriven by an externally supplied reference voltage.					
RESET	85	I	Master reset. All the registers assume their default state after reset. The default state is VGA mode 2 (CLK0 latching of VGA data and video controls).					
RD	66	I	Read strobe input. A logic 0 on this terminal initiates a read from the register map. Read transfer data is enabled onto the $D(7-0)$ bus when \overline{RD} is low.					
RS3-RS0	64, 77-79	I	Register select inputs. These terminals specify the location in the direct register map that is to be accessed as shown in Table 2–1.					
SCLK	161	0	Shift clock output. SCLK is a gated version of the loop clock PLL output and is gated off during blank. SCLK may be used to drive the VRAM shift clock directly. This is intended for designs in which the graphics controller does not supply the VRAM shift clock.					
SENSE	86	0	Test mode DAC comparator output signal. This terminal is low if one or more of the DAC output analog levels is above the internal comparator reference of 350 mV ± 50 mV.					
SFLAG	127	I	Split shift register transfer flag. A high pulse on this terminal during blank is passed directly to the SCLK terminal. This operation is available to meet the special serial clocking requirements of some VRAM devices. If SFLAG is not used, SFLAG should be connected to GND.					
SYSBL	123	I	System blank input. SYSBL is active low. This should be selected for all modes other than VGA mode 2. This signal is pipeline delayed before being passed to the DACs.					

1.5 Terminal Functions (Continued)

TERMIN	NAL	1/0	DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
SYSHS, SYSVS	121, 122	_	System horizontal and vertical sync inputs. These signals should be selected for all modes other than VGA mode 2. These signals are pipeline delayed and each may be inverted before being passed to the HSYNCOUT and VSYNCOUT terminals. General control register bits GCR(1,0) control the polarity inversion. If used to generate the sync level on the green current output, SYSHS and SYSVS must be active low at the input to the TVP3030.				
VGABL	126	_	VGA blank input. VGABL is active low. This should be selected when in VG mode 2 (CLK0 latching of VGA data and video controls). VGABL is pipelin delayed before being passed to the DACs.				
VGAHS, VGAVS	124, 125	_	VGA horizontal and vertical sync inputs. These signals should be used when in VGA mode 2 (CLK0 latching of VGA data and video controls). These signals are pipeline delyed and each may be inverted before being passed to the HSYNCOUT and VSYNCOUT terminals. General control regiser bits GCR(1,0) control the polarity inversion. If used to generate the sync level on the green current output, VGAHS and VGAVS must be active low at the input to the TVP3030.				
VGA7-VGA0	112–119	Ι	VGA port. This bus can be selected as the pixel input bus for VGA modes, but it does not allow for any multiplexing.				
WR	65	Ι	Write strobe input. A logic 0 on this terminal initiates a write to the register $\underline{\text{map}}$. Write transfer data is latched from the D(7-0) bus with the rising edge of $\overline{\text{WR}}$.				
XTAL1, XTAL2	155, 156	I/O	Connection for quartz crystal resonator as a reference for the frequency synthesis PLLs. XTAL2 may be used as a TTL reference clock input, in which case XTAL1 is left unconnected.				

NOTE: All unused inputs should be tied to a logic level and not be allowed to float.

2 Detailed Description

2.1 MPU Interface

A standard microprocessor interface is supported, giving the MPU direct access to the <u>registers</u> and memories of the TVP3030. The processor interface is controlled via read and write strobes (RD, WR), four register select terminals (RS3-RS0), and the D7-D0 data terminals. A software selectable 8/6 function is used to select between an 8- or 6-bit-wide data path to the color palette RAM and is provided to maintain VGA compatibility.

Table 2–1 lists the direct register map. These registers are addressed directly by the register select lines RS0–RS3. Table 2–2 lists the indirect register map. The index for the indirect register map is loaded into the index register (direct register: 0000). This register is also used to store the palette RAM write address and cursor RAM write address. The indexed data register (direct register: 1010) is then used to read or write the register pointed to in the indirect register map. The index does not post-increment following accesses to the indirect map.

Table 2-1. Direct Register Map

	Table 2 III 2 II 3 II a II a II a II a II a I									
RS3	RS2	RS1	RS0	REGISTER ADDRESSED BY MPU	R/W	DEFAULT (HEX)				
0	0	0	0	Palette/Cursor RAM Write Address/ Index	R/W	XX				
0	0	0	1	Palette RAM Data	R/W	XX				
0	0	1	0	Pixel Read-Mask	R/W	FF				
0	0	1	1	Palette/Cursor RAM Read Address	R/W	XX				
0	1	0	0	Cursor/Overscan Color Write Address	R/W	XX				
0	1	0	1	Cursor/Overscan Color Data	R/W	XX				
0	1	1	0	Reserved						
0	1	1	1	Cursor/Overscan Color Read Address	R/W	XX				
1	0	0	0	Reserved						
1	0	0	1	Direct Cursor Control	R/W	00				
1	0	1	0	Indexed Data	R/W	XX				
1	0	1	1	Cursor RAM Data	R/W	XX				
1	1	0	0	Cursor-Position X LSB	R/W	XX				
1	1	0	1	Cursor-Position X MSB	R/W	XX				
1	1	1	0	Cursor-Position Y LSB	R/W	XX				
1	1	1	1	Cursor-Position Y MSB	R/W	XX				

Table 2–2. Indirect Register Map (Extended Registers)

INDEX	R/W	DEFAULT	REGISTER ADDRESSED BY INDEX REGISTER
0x00			Reserved
0x01	R	0x00†	Silicon Revision
0x02-0x05			Reserved
0x06	R/W	0x00	Indirect Cursor Control
0x07	R/W	0xE4	Byte Router Control
0x08-0x0E			Reserved
0x0F	R/W	0x06	Latch Control
0x10-0x17			Reserved
0x18	R/W	0x80	True Color Control
0x19	R/W	0x98	Multiplex Control
0x1A	R/W	0x07	Clock Selection
0x1B			Reserved
0x1C	R/W	0x00	Palette Page
0x1D	R/W	0x00	General Control
0x1E	R/W	0x00	Miscellaneous Control
0x1F-0x2B			Reserved
0x2C	R/W	XX	PLL Address
0x2D	R/W	XX	Pixel Clock PLL Data
0x2E	R/W	XX	Memory Clock PLL Data
0x2F	R/W	XX	Loop Clock PLL Data
0x30	R/W	XX	Color-Key Overlay Low
0x31	R/W	XX	Color-Key Overlay High
0x32	R/W	XX	Color-Key Red Low
0x33	R/W	XX	Color-Key Red High
0x34	R/W	XX	Color-Key Green Low
0x35	R/W	XX	Color-Key Green High
0x36	R/W	XX	Color-Key Blue Low
0x37	R/W	XX	Color-Key Blue High
0x38	R/W	0x00	Color-Key Control
0x39	R/W	0x18	MCLK/Loop Clock Control
0x3A	R/W	0x00	Sense Test
0x3B	R	XX	Test Mode Data
0x3C	R	XX	CRC Remainder LSB

[†] Silicon revision register is initially 0x00.

Table 2–2. Indirect Register Map (Extended Registers) (Continued)

INDEX	R/W	DEFAULT	REGISTER ADDRESSED BY INDEX REGISTER
0x3D	R	XX	CRC Remainder MSB
0x3E	W	XX	CRC Bit Select
0x3F	R	0x30	Device ID
0xFF	W	XX	Software Reset

2.2 Color Palette RAM

The color palette RAM is addressed by an internal 8-bit address register for reading/writing data from/to the RAM. This register is automatically incremented following a RAM transfer, allowing the entire palette to be read/written with only one access of the address register. When the address register increments beyond the last location in RAM, it is reset to the first location (address 0). All read and write accesses to the RAM are asynchronous to the internal clocks but are performed within one dot clock. Therefore, read/write accesses do not cause any noticeable disturbance on the display.

The color palette RAM is 24 bits wide for each location and 8 bits wide for each color. Since a MPU access is eight bits wide, the color data stored in the palette is eight bits even when the six-bit mode is chosen. If the six-bit mode is chosen, the two MSBs of color data in the palette have the values previously written. However, if they are read back in the six-bit mode, the two MSBs are 0s to be compatible with the INMOS IMSG176 and Brooktree Bt176. The output multiplexer shifts the six LSB bits to the six MSB positions and fills the two LSBs with 0s after the color palette. The multiplexer then feeds the data to the DAC. The test mode data register and the CRC calculation both take data after the output multiplexer, enabling total system verification. The color palette access is described in the following two sections, and it is fully compatible with IMSG176/8 and Bt476/8.

2.2.1 Writing to Color-Palette RAM

To load the color palette, the MPU must first write to the palette RAM write address register (direct register: 0000) with the address where the modification is to start. The selected palette RAM location is loaded a byte at a time by writing a sequence of three bytes (red, green, and blue) to the palette RAM data register (direct register: 0001). After the blue write cycle, the palette RAM address register increments to the next location, which the MPU may modify by simply writing another sequence of red, green, and blue data.

2.2.2 Reading From Color-Palette RAM

Reading from the palette is performed by writing to the palette read address register (direct register: 0011) with the location to be read. Three successive MPU reads from the palette RAM data register produce red, green, and blue color data (6 or 8 bits depending on the 8/6 mode) for the specified location. Following the blue read cycle, the address register is incremented. Since the color-palette RAM is dual ported, the RAM may be read during active display without disturbing the video.

2.2.3 8- or 6-Bit Mode Selection

The 8-bit or 6-bit DAC resolution is software selectable. The default is 6-bit resolution. Bit MSC3 in the miscellaneous control register selects 8-bit operation (logic 1) or 6-bit operation (logic 0).

2.2.4 Pixel Read-Mask Register

The pixel read-mask register (direct register: 0010) is an 8-bit register used to enable or disable a bit plane from addressing the color-palette RAM in the pseudo-color and VGA modes. Each palette address bit is logically ANDed with the corresponding bit from the read-mask register before going to the palette-page register and addressing the palette RAM.

2.2.5 Palette-Page Register

The palette-page register (index: 0x1C) allows selection of multiple color look-up tables stored in the palette RAM when using a mode that addresses the palette RAM with less than 8 bits. When using 1, 2, or 4 bit

planes in the pseudo color or direct color + overlay modes, the additional planes are provided from the palette-page register before the data addresses the color palette. This is illustrated in Table 2–3.

NOTE:

The additional bits from the page register are inserted after the read mask.

The palette-page register specifies the additional bit planes for the overlay field in direct-color modes with less than 8 bits per pixel overlay.

Table 2–3. Allocation of Palette-Page Register Bits

NUMBER OF BIT PLANES	MSB	PALETTE ADDRESS BITS						LSB
8	М	М	М	М	М	М	М	М
4	P7	P6	P5	P4	М	М	М	М
2	P7	P6	М	М	М	М	М	М
1	P7	М	М	М	М	М	М	М

Pn = n bit from page register M = bit from pixel port

2.3 Cursor and Overscan Color Registers

The registers for the three cursor colors and the overscan border color are accessed through the direct register map. See Section 2.9 for the overscan border and Section 2.7.3 for use of the cursor colors.

The color write address register (direct register: 0100) must be initialized before writing to the color registers. The lower two bits of this register select one of the four color registers according to Table 2–4. The selected 24-bit color register is loaded a byte at a time by writing a sequence of three bytes (red, green, and blue) to the color data register (direct register: 0101). After the blue byte is written, the color address register increments to the next color. All four colors may be loaded with a single write to the color write address register followed by 12 consecutive writes to the color data register.

The color read address register (direct register: 0111) must be initialized before reading from the color registers. The lower two bits of this register select one of the four color registers according to Table 2–4. Next, the color data register (direct register: 0101) is read three times, producing red, green, and blue bytes from the selected register. After the blue byte is read, the color address register is incremented to the next color. All four colors may be read with a single write to the color read address register followed by 12 consecutive reads of the color data register.

The sequence followed by the color address register is overscan color, cursor color 0, cursor color 1, cursor color 2, . . ., etc. The starting point depends on what was written to the color write address or color read address register.

Table 2-4. Color Register Address Format

BIT 1	BIT 0	REGISTER
0	0	Overscan color
0	1	Cursor color 0
1	0	Cursor color 1
1	1	Cursor color 2

2.4 Clock Selection

The TVP3030 VIP provides a single TTL clock input (CLK0) which can be used for pixel rates up to 140 MHz. At reset, CLK0 is selected as the clock source for VGA mode 2. This power-up state supports VGA pass through operation without requiring software intervention. See Table 2–5 for the clock selection register definition.

There are two ways of using CLK0 as a clock source. If CSR(2-0) = 111, CLK0 is selected as the clock source to generate the internal dot clock. In this mode, multiplex control register bit MCR6 must be logic 0

if the VGA port is used. This selects latching of VGA(7-0) and $\overline{\text{VGABL}}$ with CLK0. If CSR(2-0) = 000, CLK0 is also selected as the clock source to generate the internal dot clock. However, in this mode, MCR6 must be logic 1 if the VGA port is used. This selects latching of VGA(7-0) and SYSBL with LCLK.

Additionally, two crystal oscillator terminals (XTAL1, XTAL2) are provided for the integrated pixel clock and memory clock frequency synthesis PLLs. These terminals are intended for use with a quartz crystal resonator, but a discrete oscillator can also be utilized and input on the XTAL2 terminal (XTAL1 terminal should be left floating in this case).

Selection of the pixel clock PLL as the pixel clock source is performed by programming the clock selection register.

Table 2-5. Clock-Selection Register Bits CSR(3-0) (Index: 0x1A, Access: R/W, Default: 0x07)

CLOCK SELECT REGISTER BITS			FUNCTION	
3	2	1	0	
0	0	0	0	Select CLK0 as clock source (for use with LCLK latching of VGA port). See Section 2.8.2.
0	0	0	1	Reserved
0	0	1	0	Reserved
0	0	1	1	Reserved
0	1	0	0	Reserved
0	1	0	1	Select pixel clock PLL as clock source
0	1	1	0	Disable internal dot clock for reduced power consumption
0	1	1	1	Select CLK0 as clock source (for use with CLK0 latching of VGA port). See Section 2.8.2.
1	Х	Х	Х	Reserved

2.5 PLL Clock Generators

In addition to externally supplied clock sources, the TVP3030 has three on-chip, fully programmable, frequency-synthesis phase-locked loops (PLLs). The first (pixel clock) PLL is intended for pixel clock generation for frequencies up to the device limit. The second (MCLK) PLL is provided for general clocking such as the system clock or memory clock, and the third PLL (called the loop clock PLL) is provided for synchronizing pixel data and latch timing by compensating for system loop delay.

The clock generators use a modified M over $(N \times 2^P)$ scheme to enable a wide range of precise frequencies. (Appendix A provides a listing of all frequencies that can be synthesized and the register values for each.) The advanced PLLs utilize an internal loop filter to provide maximum noise immunity and minimum jitter. Except for the reference crystal or oscillator, no external components or adjustments are necessary. Each PLL can be independently enabled or disabled for maximum system flexibility. Figure 2–1 illustrates the TVP3030 clocking scheme. The PLLs are programmed through a group of four registers in the TVP3030 indirect register map. The registers are listed in the following table.

Table 2-6. PLL Top Level Registers

INDEX	REGISTER
0x2C	PLL address register (PAR)
0x2D	Pixel clock PLL data register (PPD)
0x2E	MCLK PLL data register (MPD)
0x2F	Loop clock PLL data register (LPD)

The PLL address register (PAR) is used to point to the M, N, P, and status registers of each PLL. This register allows read and write access and contains three 2-bit pointers, one for each PLL, according to the Table 2–7. Each pointer may be programmed independently.

Table 2–7. PLL Address Register (Index: 0x2C, Access: R/W, Default: Uninitialized)

PAR BITS	POINTER
1-0	Pixel clock PLL data register pointer
3-2	MCLK PLL data register pointer
5-4	Loop clock PLL data register pointer

Each PLL data register pointer points its associated PLL to one of its four PLL registers according to Table 2–8.

Table 2–8. PLL Data Register Pointer Format

BIT 1	BIT 0	REGISTER
0	0	N value register
0	1	M value register
1	0	P value register
1	1	Status register (read-only)

Once the PLL data register pointers are set, the selected registers are accessed through the pixel clock PLL data register (index: 0x2D), MCLK PLL data register (index: 0x2E) or the loop clock PLL data register (index: 0x2F). The PLL data register pointer bits are independently auto-incremented following a write cycle to the corresponding PLL data register. The current state of each pointer can be identified by reading the PLL address register (index: 0x2C). The PLL data register pointer bits do not auto increment following a read cycle of the PLL data registers.

The most efficient way to program the pixel clock PLL is to first write zeros to PLL address register bits PAR(1,0) followed by three consecutive writes to the pixel clock PLL data register to program the N, M, and P-value registers. Following the third write, the pixel clock PLL pointer will point to the read-only status register. The status register can then be polled until the LOCK bit is set (the pointer does not auto-increment on reads). For test purposes, the pixel clock PLL can be output on the PCLKOUT terminal by programming the pixel clock PLL P value register bit 6 to a logic 1.




Figure 2-1. TVP3030 Clocking Scheme

2.5.1 Pixel Clock PLL

The pixel clock PLL may be used at frequencies up to the device limit. Appendix A provides optimal register values for all frequencies that can be synthesized using the common 14.31818 MHz reference. The following equations describe the voltage controlled oscillator frequency and the PLL output frequency for the pixel clock PLL as a function of the N, M, and P values and the reference frequency F_{RFF}.

The frequency of the voltage controlled oscillator (VCO) is given by:

$$F_{VCO} = 8 \times F_{REF} \times \frac{65 - M}{65 - N}$$

Provided:

 $\mbox{Minimum VCO Frequency} \ \leq \mbox{F}_{\mbox{VCO}} \leq \mbox{Maximum VCO Frequency}$

Then the PLL output frequency is:

$$F_{PLL} = \frac{F_{VCO}}{2P}$$

The N-, M-, and P-value registers may be programmed to any value within the following limits:

$$40 \le N(5-0) \le 62$$

 $1 \le M(5-0) \le 62$
 $0 \le P(1,0) \le 3$

If several N, M, and P selections meet the above criteria, choose the selection with the largest N(5–0). The bit assignments of the N-, M-, and P-value and the status register for the pixel clock PLL are given in Table 2–9. The bits shown as logic 0 or logic 1 must be written with these fixed values. PCLKEN enables the pixel clock PLL output onto the PCLKOUT output terminal when logic 1. When PCLKEN is logic 0, the PCLKOUT terminal is held at logic 0. PLLEN resets the PLL when logic 0 and enables the PLL to oscillate when logic 1. The LOCK status bit indicates that the PLL has locked to the selected frequency when logic 1. The remaining status register bits are for test purposes.

Table 2-9. Pixel Clock PLL Registers

REGISTER	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
N value	1	1	N5	N4	N3	N2	N1	N0
M value	0	0	M5	M4	M3	M2	M1	MO
P value	PLLEN	PCLKEN	1	1	0	0	P1	P0
Status	Х	LOCK	Х	Х	Х	Х	Х	Х

2.5.1.1 Pixel Clock PLL Frequency Selection

The pixel clock PLL frequency may be selected using the PLL select inputs PLLSEL(1,0) as shown in Table 2–10. The first two selections are fixed frequency settings for standard VGA operation. Use of a standard 14.31818 MHz crystal is assumed. When PLLSEL1 is logic 1, the frequency specified by the pixel clock PLL N-, M-, and P-value registers is selected.

The frequency select inputs also apply to the loop clock PLL. When a fixed frequency is selected (PLLSEL(1,0) = 0x), the loop clock PLL output frequency is the same as the internal dot clock frequency.

For VGA Mode 1, the pixel clock PLL should be selected as the dot clock source (CSR = 0x05) and the RCLK terminal should pass the loop clock PLL output (MCK5 = 1). Then, when PLLSEL(1,0) changes between a programmed frequency and a fixed frequency, the loop clock PLL does not require reprogramming.

For VGA Mode 2, CLK0 should be selected as the dot clock source (CSR = 0x07) and the RCLK terminal should pass the pixel clock PLL output (MCK5 = 0). In this case, the loop clock PLL should be disabled (bit P7 = 0) since its output is not used. When PLLSEL1 is logic 1, the frequency specified by the loop clock PLL N-, M-, and P-value registers is selected.

PLLSEL1	PLLSEL0	PIXEL CLOCK PLL FREQUENCY	LOOP CLOCK PLL FREQUENCY
0	0	25.057 MHz	25.057 MHz
0	1	28.636 MHz	28.636 MHz
1	Х	Programmed by pixel clock PLL registers	Programmed by loop clock PLL registers

Table 2-10. Pixel Clock PLL Frequency Selection

2.5.2 Memory Clock PLL

The memory clock (MCLK) PLL may be used at frequencies up to 100 MHz. Appendix A provides optimal register values for all frequencies that can be synthesized using the common 14.31818 MHz reference. The MCLK PLL maximum output frequency of 100 MHz may not be exceeded. The equations for the VCO frequency and for the PLL output frequency are the same as for the pixel clock PLL.

$$\mathsf{F}_{\text{VCO}} = 8 \times \mathsf{F}_{\text{REF}} \times \frac{65 - \mathsf{M}}{65 - \mathsf{N}}$$

Provided:

Minimum VCO Frequency $\leq F_{VCO} \leq Maximum VCO$ Frequency

Then the PLL output frequency is:

$$F_{PLL} = \frac{F_{VCO}}{2^P}$$

The N-, M-, and P-value registers may be programmed to any value within the following limits:

$$40 \le N(5-0) \le 62$$

 $1 \le M(5-0) \le 62$
 $0 \le P(1,0) \le 3$

If several N, M, and P selections meet the above criteria, choose the selection with the largest N(5-0).

The bit assignments of the N-, M-, and P-value and the status register for the MCLK PLL are given in Table 2–11. The bits shown as logic 0 or logic 1 must be written with these fixed values. PLLEN resets the PLL when logic 0 and enables the PLL to oscillate when logic 1. The LOCK status bit indicates that the PLL has locked to the selected frequency when logic 1. The remaining status register bits are for test purposes. The MCLK PLL and loop clock PLL are further controlled by the MCLK/loop clock control register shown in Table 2–12.

Table 2-11. MCLK PLL Registers

REGISTER	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
N value	1	1	N5	N4	N3	N2	N1	N0
M value	0	0	M5	M4	M3	M2	M1	MO
P value	PLLEN	0	1	1	0	0	P1	P0
Status	Х	LOCK	Х	Х	Х	Х	Х	Х

Table 2-12. MCLK/Loop Clock Control Register (Index: 0x39, Access: R/W, Default: 0x18)

BIT NAME	VALUES	DESCRIPTION
MKC7, MKC6,	00	Reserved
MKC5	0: Pixel clock PLL (default) 1:Loop clock PLL	Selects signal to output on RCLK terminal. Pixel clock PLL is selected as default to support VGA mode 2. In VGA mode 2, the graphics accelerator receives RCLK and returns its VGA output clock to the CLK0 terminal along with synchronous VGA data. Select loop clock PLL for all modes using LCLK data latching. These include all modes using the pixel port P127–P0 and VGA mode 1 which uses LCLK latching of VGA7–VGA0.
MKC4	0: Dot clock 1: MCLK PLL (default)	Selects signal to output on MCLK terminal. MCLK PLL is selected as default. Select dot clock to ensure a stable output on MCLK while MCLK PLL frequency is reprogrammed. See Section 2.5.2.1. A change of this bit does not take effect until a logic 0 to logic 1 transition of bit MKC3 occurs, during which bit MKC4 should not be changed.
MKC3	0: 1: (default)	Strobe for MCLK terminal output multiplexer control (MKC4). A logic 0 to logic 1 transition of this bit strobes in bit MKC4, causing bit MKC4 to take effect. While the logic 0 to logic 1 transition occurs on MKC3, MKC4 should not be changed.
MKC2, MKC1, MKC0	000: Divide by 2 (default) 001: Divide by 4 010: Divide by 6 011: Divide by 8 100: Divide by 10 101: Divide by 12 110: Divide by 14 111: Divide by 16	Loop clock PLL post scalar Q divider. This additional frequency division is applied after the 2^P division of the loop clock PLL P-value register. For a binary value of Q in MKC2 $-$ MKC0, the resulting frequency division is $2^*(Q+1)$.

After device reset, the MCLK PLL outputs a 50.11 MHz clock frequency and the pixel clock PLL output depends on the PLLSEL1 and PLLSEL0 inputs according to Table 2–10. These frequencies assume a standard 14.31818 MHz crystal reference.

2.5.2.1 Changing the MCLK Frequency

The MCLK is normally used as the graphics controller system clock and memory clock. During reprogramming of the PLLs, a wide range of unpredictable frequencies are generated as the PLL transitions to the new programmed frequency. These transition effects can produce unwanted results in some systems. The TVP3030 provides a mechanism for smooth transitioning of the MCLK PLL. The following programming steps are recommended.

- Program the pixel clock PLL to the same frequency to which MCLK will be changed, and poll the pixel clock PLL status until the LOCK bit is logic 1.
- 2. Select the pixel clock PLL as the dot clock source if it is not already selected.
- Switch to output dot clock on the MCLK terminal by writing bits MKC4, MKC3 to 0,0 followed by 0,1 in MCLK/loop clock control register.
- Program the MCLK PLL for the new frequency and poll the MCLK PLL status until the LOCK bit is logic 1.
- 5. Switch to output MCLK on the MCLK terminal by writing bits MKC4, MKC3 to 1,0 followed by 1,1 in MCLK control register.
- Reprogram the pixel clock PLL to its operating frequency.

2.5.3 Loop Clock PLL

Many of the current high performance graphics accelerators with built in VGA support generate their own VRAM shift clock and pixel data latching clock (LCLK) as discussed in Section 2.6.2. As stated before, the TVP3030 provides an RCLK timing reference output to be used by the graphics controller to generate these signals. A common industry problem exists, however, in that the delay through the loop (i.e., from RCLK through the controller to produce LCLK and pixel data) may be greater than the RCLK cycle time minus setup time. It then becomes very difficult to resynchronize the rising edges of the LCLK signal to the internal dot clock within the specified timing requirements. Variations in graphics accelerator propagation delays from device to device can cause severe production problems at the board level. The TVP3030 incorporates a unique loop clock PLL circuit to maintain a valid LCLK/dot clock phase relationship and ensure that proper LCLK and pixel data setup timing is met, regardless of the amount of system loop delay.

After device reset, the loop clock PLL provides the dot clock frequency to the RCLK output multiplexer. However, the RCLK output multiplexer will ignore the loop clock PLL output and instead pass the pixel clock PLL output to the RCLK terminal, which provides a reference clock to the VGA controller. In this configuration (VGA mode 2), the VGA controller returns VGA data and video controls along with a synchronous clock that becomes the TVP3030 dot clock source via CLK0. The PLLSEL(1,0) lines select either the 25.057 MHz or 28.636 MHz VGA frequencies.

Figure 2–2 illustrates the pixel data latching structure and the operation of the loop clock PLL. The selected clock source is used to generate the dot clock which drives most of the digital logic of the TVP3030. The dot clock is used as a reference frequency by the loop clock PLL and is subdivided as specified by the N value register. The incoming LCLK is used as the other input of the PLL and is subdivided as specified by the M value register. The PLL generates RCLK with the proper frequency and phase shift to phase align the divided dot clock and divided LCLK. The pixel bus is latched on the rising edge of LCLK and then aligned with the internal dot clock to synchronize with internal logic.




Figure 2-2. Loop Clock PLL Operation

The bit assignments of the N-, M-, and P-value and the status register for the loop clock PLL are shown in Table 2–13. The bits shown as logic 0 or logic 1 must be written with these fixed values. PLLEN resets the PLL when logic 0 and enables the PLL to oscillate when logic 1. The LOCK status bit indicates that the PLL has locked to the selected frequency when logic 1. The remaining status register bits are for test purposes.

The N-, M-, and P-value registers may be programmed to any value within the following limits.

 $1 \le N(5-0) \le 62$ $1 \le M(5-0) \le 62$ $0 \le P(1,0) \le 3$

LESEN enables the LCLK edge synchronizer function and should be logic 1 whenever a packed-24 mode is used. In the packed-24 modes, only one LCLK rising edge per pixel group is aligned with the internal dot clock. For example, in 8:3 packed-24 mode, only one of the three LCLKs is aligned to the internal dot clock. The LCLK edge synchronizer function allows selection of which LCLK edge in the sequence of pixel bus words is aligned with the internal dot clock. For each packed-24 mode there is an optimum setting for the LCLK edge synchronizer delay LES1 and LES0. See Table 2–14 and Section 2.8.6 for more details.

REGISTER BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 N value N5 N4 N3 N2 N1 N0 1 1 M value LES1 LES₀ M5 M4 М3 M2 M1 M0 P0 **PLLEN** LESEN P1 P value 1 1 0 Status LOCK Χ Χ

Table 2-13. Loop Clock PLL Registers

2.5.3.1 Programming for All Modes Except Packed-24

For all modes except packed-24, programming of the loop clock PLL registers depends on the system configuration, pixel rate, color depth and pixel bus width. In addition, the internal VCO must be within its operating range of 110-220 MHz for the required RCLK output frequency. To determine the proper M, N, P, and Q register values one should know the following.

- Dot clock frequency (MHz) (F_D) pixel rate
- Bits/pixel (B) bits/pixel including overlay fields
- Pixel bus width (W) total pixel bus width used for this mode
- External division factor (K) external frequency division between RCLK output and LCLK input

The dot clock frequency can either be generated by the on-chip pixel clock PLL or by an external clock source. The following two parameters can be easily calculated from the above parameters.

- LCLK frequency (MHz) (F_I) frequency at which pixel bus is loaded by TVP3030
- RCLK frequency (MHz) (F_R) frequency at RCLK output terminal of TVP3030

The LCLK frequency is given by

$$F_L = F_D \times \frac{B}{W}$$

The RCLK frequency is F_L times the external divide factor. If no external divide factor, K = 1.

$$F_R = K \times F_L = K \times F_D \times \frac{B}{W}$$

The N and M values are set as follows:

$$N = 65 - 4 \times \frac{W}{B}$$
$$M = 61$$

The P and Q frequency dividers must be programmed so that the VCO is within its operating range. The VCO frequency is post-scaled by the P-divider followed by the Q-divider. The P-divider register (P) can take on values of 0, 1, 2, or 3 which correspond to division factors of 1, 2, 4, or 8. The Q-divider register (Q) is stored in bits 2-0 of the MCLK/loop clock control register (index: 0x39) and can take on values of 0, 1, 2, . . . , 7 which correspond to division factors of 2, 4, 6, . . . , 16. The total post scalar frequency division factor is:

$$Z = 2^{P+1} \times (Q+1) = \frac{F_{VCO} \times (65-N)}{4 \times F_D \times K}$$

Next, set F_{VCO} to the lower limit of 110 MHz and solve for Z:

$$Z = \frac{27.5 \times (65 - N)}{F_D \times K}$$

Finally, determine the P and Q values:

IF
$$Z \le 16$$
 then $P = largest integer less than $log_2(Z)$, $Q = 0$$

IF Z > 16 then P = 3, Q = smallest integer greater than
$$\frac{Z-16}{16}$$

Set bits 7,6 of the N-value register to 1,1 (default). Set LES1 and LES0 in the M-value register (bits 7,6) to 0,0 (default). Set bits 7–2 of the P-value register to 1111 00. This enables the PLL to oscillate and disables the LCLK edge synchronizer function, which is only used for packed-24 modes. To reset the PLL, set bit 7 of the P-value register to logic 0.

2.5.3.2 Programming for Packed-24 Modes

For packed-24 modes, the loop clock PLL is programmed according to Table 2–14. The LCLK edge synchronizer delay (M-value register bits 7,6) depends on whether the graphics accelerator is driving the VRAM shift clock (true color control register bit TCR5 is logic 0) or the TVP3030 is driving the VRAM shift clock (TCR5 = logic 1). See Section 2.8.6 for a typical setup procedure for packed-24 modes.

PACKED-24 MODE BIT TCR5 (Index 0x18) **N-VALUE REGISTER** M-VALUE REGISTER 0xFD 0xBE 4:3 8:3 0 0xF9 0xBE 16:3 0 0xF1 0xBE 5:4 0 0xFC 0xBD 5:2 0 0xFC 0xBF 0 0xF7 5:1 0xBF 4:3 1 0xFD 0xBE 1 0xF9 8:3 0xBE 1 0xF1 0xBE 5:4 1 0xFC 0xBD 5:2 1 0xFC 0xBF 0xBF 0xF7

Table 2-14. Loop Clock PLL Settings for Packed-24 Modes

The P and Q frequency dividers must be programmed so that the VCO is within its operating range. The VCO frequency is post scaled by the P-divider followed by the Q-divider. The P-divider register (P) can take on values of 0, 1, 2, or 3 which correspond to division factors of 1, 2, 4, or 8. The Q-divider register (Q) is stored in bits 2-0 of the MCLK/loop clock control register (index: 0x39) and can take on values of 0, 1, 2, ..., 7 which correspond to division factors of 2, 4, 6, ..., 16. The total post-scalar frequency division factor is:

$$Z = 2^{P+1} \times (Q + 1) = \frac{F_{VCO}}{F_{D} \times K} \times \frac{65 - N}{65 - M}$$

Next, set F_{VCO} to the lower limit of 110 MHz and solve for Z:

$$Z = \frac{110}{F_D \times K} \times \frac{65 - N}{65 - M}$$

Finally, determine the P and Q values:

IF Z \leq 16 then P = largest integer less than $\log_2(Z)$, Q = 0

IF Z > 16 then P = 3, Q = smallest integer greater than
$$\frac{Z-16}{16}$$

Set bits 7–2 of the P-value register to 1111 10. This enables the PLL to oscillate and enables the LCLK edge synchronizer function. To reset the PLL, set bit 7 of the P-value register to logic 0.

2.5.3.3 Typical Device Connection

After reset, the TVP3030 defaults to VGA mode 2 (VGA pass through mode, see Section 2.8.2). The RCLK terminal outputs the pixel clock PLL frequency which is selected by PLLSEL1 and PLLSEL0. CLK0 is selected as the clock source and the VGA port is selected as well as VGABL, VGAHS, and VGAVS and these are latched with CLK0. The MCLK PLL outputs the default 50.11 MHz clock frequency.

Figure 2–3 shows the typical device connection for a system with VRAM clocked by the graphics accelerator. After power up, the pixel clock PLL is output on RCLK and this clock drives the graphics accelerator's VGA controller and video timing logic. The accelerator's output clock is output synchronous to the VGA data and is input to the TVP3030 CLK0 input as the dot clock source.

Figure 2–4 shows the typical device connection for a system with VRAM clocked by the TVP3030. In this case, the RCLK is tied back to the LCLK and this same clock drives the graphics accelerator's VGA controller and video timing logic. If necessary, the RCLK and SCLK signals may be externally buffered within the timing constraints (RCLK to LCLK delay) of the TVP3030. The pixel clock PLL is output on RCLK after power up.

For high resolution modes, in both configurations, the pixel data is received from VRAM and the loop clock PLL is used to adjust RCLK so that the received LCLK is aligned with the internal dot clock. The loop clock PLL must be selected for output on the RCLK terminal. The pixel clock PLL (or an external clock source) should be selected as the dot clock source.




Figure 2-3. Typical Configuration - VRAM Clocked by Accelerator




Figure 2-4. Typical Configuration - VRAM Clocked by TVP3030

2.6 Frame-Buffer Interface

The TVP3030 provides two output clock signals and one input clock signal for controlling the frame-buffer interface: SCLK, RCLK, and LCLK. Clocking of the frame buffer interface is discussed in Section 2.6.1. The 128-bit pixel bus allows many operational display modes as defined in Section 2.8 and Table 2–16. The pixel latching sequence is initiated by a rising edge on LCLK. For those multiplexed modes in which multiple pixels are latched on one LCLK rising edge, the pixel clock shifts the pixels out starting with the pixels that reside on the low numbered pixel port terminals. For example, in an 8-bit-per-pixel pseudo-color mode with an 8:1 multiplex ratio, the pixel display sequence is P(7-0), P(15-8), P(23-16), P(31-24), P(39-32), P(47-40), P(55-48), and P(63-56).

The TVP3030 frame-buffer interface also supports little- and big-endian data formats on the pixel bus. This can be controlled by general-control register (GCR) bit 3. See Section 2.8.1 for details of operation.

2.6.1 Frame-Buffer Clocking

The TVP3030 provides SCLK and RCLK, allowing for flexibility in the frame buffer interface timing. For the pixel port (P127–P0), data is always latched on the rising edge of LCLK. If bit TCR5 in the true-color control register is logic 1, use of SCLK is assumed and internal pipeline delay is added to sync and blank to account for the delay in the generation of SCLK. If TCR5 is logic 0 (default), then this pipeline delay is not added, and SCLK should not be used.

2.6.2 Frame Buffer Timing Without Using SCLK

For those systems where the color palette data latch clock (LCLK) and VRAM shift clock are generated by the graphics controller, the TVP3030 SCLK output is not utilized. In these systems, RCLK should be connected to the graphics controller to provide the timing reference for pixel data and video control signals. LCLK should be a delayed version of RCLK such that the pixel data and video control signals meet the setup and hold requirements relative to the rising edge of LCLK. LCLK may be a frequency-divided and delayed version of RCLK, as long as linear phase changes in RCLK produce linear phase changes in LCLK (and the pixel data). Bit TCR5 in the true-color control register must be logic 0 if SCLK is not being used, so that additional pipeline delay in the video controls is not inserted.

The first LCLK rising edge out of blank latches the first pixel group. The last LCLK rising edge during blank latches the last pixel group. Figure 2–5 shows typical frame buffer timing for this case. In Figure 2–5, the delay from RCLK to SYSBL and P127–P0 will depend on the total system loop delay through the graphics accelerator and the VRAM. This delay may be as long as is required. It need not be less than the RCLK cycle time.




Figure 2-5. Frame Buffer Timing Without Using SCLK

2.6.3 Frame Buffer Timing Using SCLK

The SCLK signal which is generated by the TVP3030 may be directly connected to VRAM, providing the shift clock to clock data from VRAM into the pixel input port. The RCLK signal must be used as the timing reference to clock pixel data into this port. Therefore, when SCLK is used, RCLK is typically directly tied back to LCLK, or LCLK can be a delayed version (buffered) of RCLK within the timing requirements of the TVP3030.

Operation using the SCLK timing mode must limit the RCLK-to-LCLK loop delay to the specified maximum delay. This ensures that the relationship between the end of blank and the first SCLK plulse is not disturbed. If SCLK is not used, the RCLK to SCLK delay may be as long as is needed by system logic. Figure 2–6 illustrates the frame buffer timing using SCLK.




Figure 2-6. Frame Buffer Timing Using SCLK

2.6.4 Split Shift-Register-Transfer Support

When SCLK is used, the TVP3030 supports the special clocking requirements of some VRAM devices. For example, some VRAM devices require the first SCLK pulse to occur during blank between the split shift register transfer (SSRT) and the full shift register transfer VRAM operations. When SCLK mode is enabled (TCR5 = logic 1) and blank is active, a high pulse on the SFLAG input is passed directly to the SCLK output. If the high pulse on SFLAG is detected at any time during blank, the first SCLK pulse normally generated after coming out of blank is suppressed. This is because the SSRT operation leaves the first pixel group of the new line on the pixel bus as opposed to the last pixel group of the previous line. Figure 2–7 shows the SCLK timing mode with the first SCLK pulse relocated. If this function is not used, the SFLAG terminal should be connected to GND.




Figure 2-7. Frame Buffer Timing Using SCLK (With First SCLK Pulse Relocated)

2.7 Byte Router

The byte router function provides additional flexibility to the TVP3030. As shown in Figure 1–1, the byte router receives data from two sources. From the true-color multiplexing logic, the byte router receives the red, green, and blue bytes of direct-color data. This data is in the same format as when it is applied to the DACs in direct-color mode. From the page register, the byte router receives the 8-bit pseudo-color data. The source of the pseudo-color data can be from the VGA port, from the pixel port in a pseudo-color mode, or from the overlay fields in a direct-color mode with overlay.

The byte router can be programmed to route each of the four input bytes to any of the four output bytes as described in the register description in the following section. An example application of the byte router would be a system which supports both 24-bit true-color and 8-bit monochrome image formats using the same memory port. For the 24-bit true color mode, true color gamma correction could be used and the byte router would pass all inputs straight through. For this, the byte router control register is set to its default of 0xE4. For the monochrome image mode, the 8-bit image data could be received through the blue pixel bus input channels. True-color gamma correction would again be used and the byte router would route the blue input byte to the red, green, and blue output channels. The pseudo-color data would pass straight through the byte router but would not be selected by the palette RAM. For this, the byte router control register is set to 0xFC.

2.7.1 Byte Router Control Register (Index: 0x07, Access: R/W, Default: 0xE4)

The byte router control register definition is listed in Table 2–15.

Table 2–15. Byte Router Control Register

BIT NAME	VALUES	DESCRIPTION
	00: Pseudo-color data	
BRC7, BRC6	01: Direct-color red channel	Selection for byte router blue output channel. The selected input data will be routed to the blue palette RAM address inputs when true-color gamma
BRC1, BRC0	10: Direct-color green channel	correction mode is programmed.
	11: Direct-color blue channel	
	00: Pseudo-color data	
BRC5, BRC4	01: Direct-color red channel	Selection for byte router green output channel. The selected input data will be routed to the green palette RAM address inputs when true-color gamma
BRC5, BRC4	10: Direct-color green channel	correction mode is programmed.
	11: Direct-color blue channel	
	00: Pseudo-color data	
BRC3, BRC2	01: Direct-color red channel	Selection for byte router red output channel. The selected input data will be routed to the red palette RAM address inputs when true-color gamma
BRC3, BRC2	10: Direct-color green channel	correction mode is programmed.
	11: Direct-color blue channel	
	00: Pseudo-color data	
BRC1, BRC0	01: Direct-color red channel	Selection for byte router pseudo-color output channel. The selected input data will be routed to the address inputs of all three palette RAMs when a
BRC1, BRC0	10: Direct-color green channel	pseudo-color or direct-color mode is programmed.
	11: Direct-color blue channel	

2.8 Multiplexing Modes of Operation

The TVP3030 offers a highly versatile multiplexing scheme as illustrated in Tables 2–17 through 2–21. The multiplexing modes allow the pixel bus (P127–P0) to be programmed to 4, 8, 16, 24, or 32 bits/pixel with pixel bus widths ranging from 8 to 128 bits. The use of on-chip multiplexing allows graphics systems to be designed that can support multiple pixel depths and resolutions with no hardware modification. The TVP3030 can also be configured for pseudo-color, direct-color, or true-color operation.

Multiplexing of the pixel bus is controlled by and programmed through the multiplex-control register and the true-color control register. Table 2–16 details the register settings for each mode of operation.

2.8.1 Little-Endian and Big-Endian Data Format

The TVP3030 pixel bus supports both little- and big-endian data formats for all pseudo-color, direct-color, and true-color modes of operation. The data-format selection is controlled by bit GCR3 of the general-control register (see Section 2.16.1). When GCR3 is logic 0 (default), the format is set to little endian. When GCR3 is logic 1, the format is set to big endian.

In a big-endian design, the external VRAM data bus bits must be connected in reverse order to the TVP3030 pixel bus; i.e., D127 connected to P0, D0 connected to P127, etc. This connects the pixels to the P127–P0 bus in the correct order with the first pixel to be displayed on the LSBs of the P127–P0 bus. However, the individual bits within each pixel are now connected in bit-reversed order. When big-endian format is selected, this bit-reversed order of each pixel is compensated for internally. The bit-reversal of pixels takes place in groups of 4, 8, 16, or 32 bits depending on the multiplexing mode selected. This scheme enables big-endian systems to operate in all of the available color-depths including the packed-24 modes.

2.8.2 VGA Modes

The VGA modes are used to emulate the VGA modes of most personal computers. The TVP3030 has two configurations to support VGA modes: VGA mode 1 and VGA mode 2.

VGA mode 1 allows the loop clock PLL to be used to align the received LCLK (and VGA data) with the internal dot clock as a means of acheiving higher speed VGA operation. This mode applies only to systems which do not use the TVP3030 SCLK output to drive the VRAM shift clock. Since the power-up default is VGA mode 2, software intervention is required to take advantage of VGA mode 1. To use VGA mode 1, bit MCR7 in the multiplex control register must be logic 1 to select VGA mode and bit MCR6 must be logic 1 to cause VGA7–VGA0 and the system video controls to be latched with LCLK. The clock selection register bits CSR3–CSR0 are usually set to select the pixel clock PLL. The loop clock PLL must be output on the RCLK terminal (MKC5 = logic 1).

The accelerator uses RCLK to clock its VGA controller and to generate the system video controls. The accelerator outputs a clock that is a delayed (and possibly divided down) version of RCLK which connects to the LCLK input of the TVP3030. The system video controls and VGA7–VGA0 are output synchronous with LCLK. The loop clock PLL generates RCLK with the proper phase to synchronize VGA7–VGA0 and LCLK with the TVP3030 internal clocks.

VGA mode 2 supports most graphics accelerators with integrated VGA and also supports add-on graphics boards that receive the VGA pseudo-color data from a separate VGA controller via a feature connector. VGA mode 2 is active at power-up and after reset and is fully functional without any software intervention. VGA data and video controls are received with a synchronous VGA clock.

The feature connector configuration is emulated by many graphics accelerators with integrated VGA. In this configuration, the pixel clock PLL is output on the RCLK terminal (MKC5 = logic 0) and sent to the accelerator's clock input. The clock output from the accelerator is connected to the CLK0 input of the TVP3030. The loop clock PLL is not used and should be reset. The accelerator outputs the VGA video controls and VGA7–VGA0 data synchronous with CLK0 and thereby emulates the feature connector configuration. In VGA mode 2, the TVP3030 derives the dot clock from CLK0 and latches the VGA7–VGA0 data and VGA video controls using CLK0.

To program for VGA mode 2, bit MCR7 in the multiplex control register must be logic 1 to select VGA mode, and bit MCR6 must be logic 0 to latch VGA7–VGA0 and the VGA video controls with CLK0. The clock selection register bits CSR3–CSR0 must be 0111 for CLK0 data latching.

2.8.3 Pseudo-Color Mode

In pseudo-color mode (sometimes called color indexing), the pixel-bus inputs are used to address the palette-RAM. The pallete RAM functions as a color look-up table. The data in each RAM location is comprised of 24 bits, 8 bits for each of the red, green, and blue color DACs. The pseudo-color mode is further grouped into 3 submodes. In each submode, a pixel bus width of 8, 16, 32, 64, or 128 bits may be used. Data should always be presented on the least significant bits of the pixel bus. For example, when a 64-bit pixel bus width is used, the pixel data must be presented on P63–P0. See Tables 2–16 and 2–17 for more details.

Submode 1 uses four bit planes to address the color palette. The four bits are fed into the low-order address bits of the palette with the four high-order address bits being defined by the palette-page register. This mode provides 16 pages of 16 colors and can be used at multiplex ratios of 2:1 to 32:1.

Submode 2 uses four bit planes to address the color palette. Each byte of the pixel bus contains two pixels which are in reverse order (nibble swapped). The first pixel is latched in on the upper four bits and the second pixel is latched in on the lower four bits of each byte. The 4-bit pixels are fed into the low order address bits of the palette with the four high order address bits being defined by the palette page register. This mode provides 16 pages of 16 colors and can be used at multiplex ratios from 2:1 to 32:1.

Submode 3 uses eight bit planes to address the color palette. Since all eight bits of palette address are specified from the pixel port, the palette-page register is not used. This mode provides 256 colors and can be used at mulitplex ratios from 1:1 to 16:1.

NOTE:

The color-key switching function must be disabled (index: 0x38 = 0x00) and the palette RAM must be selected for display (MSC5=0) when in the pseudo-color mode. This is the default condition at reset. See Section 2.10.

2.8.4 Direct-Color Mode

In direct-color mode, 24, 16, 15, or 12 bits of data can be transferred directly to the RGB DACs with the same amount of pipeline delay as the overlay data and the video control signals. Depending on which direct-color mode is selected, overlay is provided by utilizing the remaining bits of the pixel bus to address the palette RAM. This results in a 24-bit RAM output that is then used as overlay information to the DACs. The overlay capability is designed to work with the color-key switching function to provide overlay in specific windows or on a pixel-by-pixel basis on the direct-color display as discussed in Section 2.1. See Tables 2–16 for more details on selecting the direct-color modes. See NOTES in the following section.

Submodes 1 and 2 are packed-24 modes. See section 2.8.6 for a description of the packed-24 modes.

Submodes 3 and 4 are the 24-bit direct-color modes that use eight bits to represent each color and eight bits for overlay. The 128-bit-wide pixel bus of the TVP3030 allows multiplex ratios of 1:1, 2:1, or 4:1. Submode 3 is organized as overlay, red, green, blue, while submode 4 is organized as blue, green, red, overlay.

Submode 5 is the XGA-compatible (5-6-5) 16-bit-color mode supporting five bits of red, six bits of green, and five bits of blue data. The TVP3030 supports multiplex ratios for this mode of 1:1, 2:1, 4:1, and 8:1. Overlay is not available in this mode.

Submode 6 is the TARGA-compatible (1-5-5-5) mode that uses 15 bits for color and 1 bit for overlay. It allows 5 bits for each of red, green, and blue data and one bit for overlay. The TVP3030 supports 1:1, 2:1, 4:1, and 8:1 multiplex ratios in this mode.

Submode 7 is the (6-6-4) configuration. It provides six bits of red, six bits of green, and four bits of blue. The TVP3030 supports 1:1, 2:1, 4:1, and 8:1 multiplexing in this mode. Overlay is not available in this mode.

Submode 8 is the (4-4-4-4) configuration. It provides 12 bits of direct color and 4 bits of overlay. It allows four bits for each of red, green, and blue data. The TVP3030 supports 1:1, 2:1, 4:1, and 8:1 multiplexing ratios in this mode.

2.8.5 True-Color Mode

In true-color mode, the palette RAM is partitioned into three independent 256-word x 8-bit memory blocks that can be individually addressed by each color field of the true-color data. The independent memory blocks provide data for a single DAC output. With this architecture, gamma correction for each color is possible. Since the palette is used in true-color mode, there is no memory space to be used for the overlay function. All of the true-color submodes are the same as direct-color modes except that overlay is not available. See Table 2–16 for more details on mode selection. See NOTES below.

NOTES:

Since less than 8 bits are defined for each color in the various 12- or 16-bit director true-color modes, the data bits for the individual colors are internally shifted to the MSB locations and the remaining LSB locations for each color are set to logic 0 before 8-bit data is sent to the DACs.

Since the overlay information goes through the pseudo-color data path, it is subject to read masking and the palette-page register. This is especially important for those direct-color modes that have less than eight bits of overlay information. The overlay information in these modes is justified to the LSB positions, and the remaining MSB positions are filled with the corresponding palette-page data before addressing the palette RAM.

In order to display true-color (gamma corrected through the palette), or overlay in the direct-color modes, the palette bypass bit (MSC5) must be logic 0 or the color key switching function must be set for palette graphics (index 0x38 = 0x10). For palette bypass, MSC5 must be logic 1 and the color key switching function must be set for palette bypass (index 0x38 = 0x00).

When in the 24-bit direct-color or true-color modes, the data input works only in the 8-bit mode. In other words, if only six bits are used, the two LSB inputs for each color need to be tied to GND. However, the palette, which is used by the overlay input, is still governed by the 8/6 function, and the output multiplexer selects 8 bits or 6 bits of data accordingly. The 8/6 function is also valid in the 16-bit modes.

The default condition after reset is for the palette bypass bit selecting palette graphics (MSC5 = logic 0). The default condition for the color-key function is to be disabled and selecting direct-color graphics (CKC4 = CKC3 = CKC2 = CKC1 = CKC0 = logic 0). The overall effect is to default to palette graphics since the two are combined by a logical OR function.

2.8.6 Packed-24 Mode

The packed-24 mode provides for more efficient use of the frame buffer. For example, a 1280 x 1024 x 24 bpp display may be implemented using 4 Mbytes of VRAM. Without packed-24, this can require 6 or 8 Mbytes of VRAM. Packed-24 modes can be used with direct-color (color palette bypass) or with true-color (gamma correction). The color depth is 24 bit/pixel and data may be arranged as R-G-B or B-G-R. Overlay fields are not available. Either a 128-bit pixel bus, 64-bit pixel bus, or a 32-bit pixel bus width may be used. The 128-bit pixel bus supports 16:3 packed-24 (16 pixels per 3 LCLKs) and 5:1 packed-24 (5 pixels per 1 LCLK). The 64-bit pixel bus supports 8:3 packed-24 (8 pixesl per 3 LCLKs) and 5:2 packed-24 (5 pixels per 2 LCLKs). The 32-bit pixel bus supports 4:3 packed-24 (4 pixels per 3 LCLKs) and 5:4 packed-24 (5 pixels per 4 LCLKs). See Tables 2–18 and 2–19 for data formats.

The loop clock PLL must be set up to generate RCLK at the proper frequency which can be 3/16, 1/5, 3/8, 2/5, 3/4, or 4/5 of the dot clock frequency for the multiplexing ratios given above. Since the RCLK is

PLL-synthesized, a 50% duty cycle RCLK is generated. As compared to other packed-pixel palette DACs, which generate the RCLK waveform using a digital state machine, the TVP3030 provides a longer RCLK period for a given dot clock frequency. This means a higher screen refresh rate is possible using VRAM of the same speed grade. For example, for 8:3 packed-24 mode, the RCLK PLL must be set to output a clock that is 3/8 the frequency of the pixel clock. For a 1280 x 1024 display at 135 MHz pixel rate, a 50.6 MHz VRAM serial clock rate can be used. See Section 2.5.3 for a description of the loop clock PLL.

Packed-24 operation using the SCLK timing mode must limit the RCLK-to-LCLK loop delay to the specified maximum delay. The following constraints apply to packed-24 modes:

- The number of LCLKs (pixel bus loads) during the active portion of the horizontal line must be a multiple of the number of LCLKs per pixel group, i.e., a multiple of 3 for 8:3 packed-24 mode.
- The number of LCLKs during the total horizontal line (active + blanked) must be a multiple of the number of LCLKs per pixel group.
- The first active pixel bus load (LCLK rising edge) of the horizontal line must load the first word of the M-word sequence comprising the pixel group. For designs not using SCLK (TCR5 = logic 0), the first active pixel bus load coincides with the first time SYSBL is sampled high. For designs using SCLK (TCR5 = logic 1), the first active pixel bus load occurs two LCLKs after the first time SYSBL is sampled high. See Figures 2–5 and 2–6.

Synchronization of the packed-24 operation is performed by the loop clock PLL. Consider an N:M packed-24 mode which packs N pixels into M pixel bus words. Internally, the TVP3030 must run through a sequence of N dot clocks for each pixel group. The loop clock PLL supplies a clock (RCLK) which is M/N times the dot clock frequency. The graphics accelerator uses RCLK to generate SYSBL. Initially, SYSBL could change on any of the M LCLKs of the sequence. Once SYSBL is sampled, the TVP3030 declares the proper LCLK as the first in the M-word sequence. However, the relationship between LCLK and the internal dot clock has not been established. Only one LCLK rising edge in the M-word pixel group is aligned with the internal dot clock, but which one of the M LCLKs is aligned has not been specified. This selection is important for operation of the unpacking logic and is programmable via the LCLK edge synchronizer delay. The LCLK edge synchronizer function allows selection of which LCLK edge of the pixel group is aligned with the internal dot clock. For each packed-24 mode, there is an optimum setting for LES1 and LES0 (see Table 2–14).

The following steps outline a typical setup procedure for packed-24 modes:

- 1. Program the pixel clock PLL for the desired dot clock frequency and poll status until locked.
- 2. Select pixel clock PLL as clock source in clock selection register.
- 3. Program true-color control register and multiplex control register per Table 2–16.
- 4. Download palette RAM if gamma correction is being used (true-color mode).
- 5. Program latch control register.
- Set palette bypass bit (MSC5) and color-key control register appropriately. For true-color mode, select the palette RAM. This is the power-up default. For direct-color mode, select palette bypass. From defaults, this can be done by setting bit MSC5 = logic 1 in the miscellaneous control register.
- Select loop clock PLL for output on RCLK terminal by setting MCLK/loop clock control register bit MKC5 to logic 1.
- 8. Program the loop clock PLL as described in Section 2.5.3.2 and poll status until locked.

2.8.7 Multiplex-Control Registers

The pixel port multiplexer is controlled by two 8-bit registers in the indirect register map (see Table 2–2). The various multiplexing modes can be selected according to Table 2–16.

NOTE:

Multiplex-control register bit MCR6 determines which set of video controls are used and how VGA7–VGA0 is latched. If MCR6 is logic 1, SYSBL, SYSVS, SYSHS are used and these video controls and VGA7–VGA0 are latched by LCLK. This is referred to as VGA mode 1. This mode of operation allows use of the loop clock PLL in VGA mode. Bit MCR6 should be logic 1 for all modes utilizing the pixel bus P127–P0.

If MCR6 is logic 0, VGABL, VGAVS, VGAHS are used and these video controls and VGA7–VGA0 are latched by CLK0. This is referred to as VGA mode 2. VGA mode 2 supports most graphics accelerators with integrated VGA and also supports add-on graphics boards that receive the VGA pseudo-color data from a separate VGA controller via a feature connector. VGA mode 2 is active at power-up and after reset and is fully functional without any software intervention. VGA data and video controls are received with a synchronous VGA clock.

For all modes, true-color control register bit TCR5 selects one of two timing modes for the blank pipelining and pixel bus timing. See Figures 2–5 and 2–6.

If TCR5 is logic 0 (default) it is assumed that the VRAM shift clock is sourced by the graphics accelerator, and that SCLK from the TVP3030 is not being used. In this case, the first sample of BLANK inactive and the first pixel group latched into P127–P0 are assumed to coincide on the same rising edge of LCLK.

If TCR5 is logic 1, it is assumed that SCLK is used as the VRAM shift clock. In this case, the TVP3030 must first sample BLANK in order to start toggling SCLK and then latch the first pixel group into P127–P0. Therefore, the TVP3030 assumes there will be a 2-LCLK delay between the first sample of BLANK inactive and the latching of the first pixel group by LCLK. In this case, the TVP3030 inserts additional pipeline delays to align the internal BLANK signal with the pixel data at the DACs.

The default condition after reset is for the palette bypass bit (MSC5) to select the palette RAM for display. The default condition for the color-key function is to be disabled and selecting palette bypass (CKC4 = CKC3 = CKC2 = CKC1 = CKC0 = logic 0). The overall effect is to default to selecting the palette RAM since the two are combined by a logical OR function. If direct-color mode is desired, then bit MSC5 should be set to logic 1.

Table 2-16. Multiplex Mode and Bus-Width Selection

MODE	SUB- MODE	TRUE- COLOR- CONTROL REGISTER (INDEX 0x18)	MULTIPLEX- CONTROL REGISTER (INDEX 0x19)	DATA BITS PER PIXEL (see Note 1)	PIXEL BUS WIDTH	MULTI- PLEX RATIO (see Note 2)	OVERLAY BITS PER PIXEL	TABLE REFERENCE (see Note 3)
VGA		0x80	0x98 or 0xD8	8	8	1	NA	v1
		0x80	0x41	4	8	2	NA	s1
	1	0x80	0x42	4	16	4	NA	s2
	4-Bit,	0x80	0x43	4	32	8	NA	s3
	Normal	0x80	0x44	4	64	16	NA	s4
		0x80	0x45	4	128	32	NA	s5
		0x80	0x61	4	8	2	NA	s6
	2	0x80	0x62	4	16	4	NA	s7
Pseudo- Color	4-Bit, Nibble	0x80	0x63	4	32	8	NA	s8
	Swapped	0x80	0x64	4	64	16	NA	s9
		0x80	0x65	4	128	32	NA	s10
		0x80	0x49	8	8	1	NA	s11
		0x80	0x4A	8	16	2	NA	s12
	3 8-Bit	0x80	0x4B	8	32	4	NA	s13
		0x80	0x4C	8	64	8	NA	s14
		0x80	0x4D	8	128	16	NA	s15

- 2. Multiplex ratio indicates the number of pixels per bus load or the number of pixels associated with each LCLK (load clock) pulse. For example, with a 64-bit pixel bus width and 8 bit planes, each bus load is comprised of 8 pixels. The RCLK frequency must be chosen as a function of the multiplex mode selected and any frequency division provided by the controller. The RCLK frequency is not automatically set by mode selection; it must be set by programming the loop clock PLL registers.
- 3. This column is a reference to Tables 2–17 through 2–21, where the actual manipulation of pixel information and pixel latching sequences are illustrated for each of the multiplexing modes.

Table 2-16. Multiplex Mode and Bus-Width Selection (Continued)

MODE	SUB- MODE	TRUE- COLOR- CONTROL REGISTER (INDEX 0x18)	MULTIPLEX- CONTROL REGISTER (INDEX 0x19)	DATA BITS PER PIXEL (see Note 1)	PIXEL BUS WIDTH	MULTI- PLEX RATIO (see Note 2)	OVERLAY BITS PER PIXEL	TABLE REFERENCE (see Note 3)
		0x16	0x5B	24	32	4:3	NA	d1
	1	0x16	0x5C	24	64	8:3	NA	d2
	Packed-24	0x16	0x5D	24	128	16:3	NA	d3
	R-G-B	0x1E	0x5B	24	32	5:4	NA	d4
	8-8-8	0x1E	0x5C	24	64	5:2	NA	d5
		0x1E	0x5D	24	128	5:1	NA	d6
		0x17	0x5B	24	32	4:3	NA	d7
	2	0x17	0x5C	24	64	8:3	NA	d8
	Packed-24	0x17	0x5D	24	128	16:3	NA	d9
	B-G-R	0x1F	0x5B	24	32	5:4	NA	d10
	8-8-8	0x1F	0x5C	24	64	5:2	NA	d11
		0x1F	0x5D	24	128	5:1	NA	d12
Direct-	3	0x06	0x5B	24	32	1	8	d13
Color	32-Bit	0x06	0x5C	24	64	2	8	d14
	O-R-G-B	0x06	0x5D	24	128	4	8	d15
	4	0x07	0x5B	24	32	1	8	d16
	32-bit	0x07	0x5C	24	64	2	8	d17
	B-G-R-O	0x07	0x5D	24	128	4	8	d18
	5	0x05	0x52	16	16	1	NA	d19
	16-bit XGA	0x05	0x53	16	32	2	NA	d20
	R-G-B	0x05	0x54	16	64	4	NA	d21
	5-6-5	0x05	0x55	16	128	8	NA	d22
	6	0x04	0x52	15	16	1	1	d23
	16-bit TARGA	0x04	0x53	15	32	2	1	d24
	O-R-G-B	0x04	0x54	15	64	4	1	d25
	1–5–5–5	0x04	0x55	15	128	8	1	d26

3. This column is a reference to Tables 2–17 through 2–21, where the actual manipulation of pixel information and pixel latching sequences are illustrated for each of the multiplexing modes.

^{2.} Multiplex ratio indicates the number of pixels per bus load or the number of pixels associated with each LCLK (load clock) pulse. For example, with a 64-bit pixel bus width and 8 bit planes, each bus load is comprised of 8 pixels. The RCLK frequency must be chosen as a function of the multiplex mode selected and any frequency division provided by the controller. The RCLK frequency is not automatically set by mode selection; it must be set by programming the loop clock PLL registers.

Table 2-16. Multiplex Mode and Bus-Width Selection (Continued)

MODE	SUB- MODE	TRUE- COLOR- CONTROL REGISTER (INDEX 0x18)	MULTIPLEX- CONTROL REGISTER (INDEX 0x19)	DATA BITS PER PIXEL (see Note 1)	PIXEL BUS WIDTH	MULTI- PLEX RATIO (see Note 2)	OVERLAY BITS PER PIXEL	TABLE REFERENCE (see Note 3)
	7	0x03	0x52	16	16	1	NA	d27
	16-bit	0x03	0x53	16	32	2	NA	d28
Direct-	R-G-B	0x03	0x54	16	64	4	NA	d29
Color	6–6–4	0x03	0x55	16	128	8	NA	d30
Direct-	8	0x01	0x52	12	16	1	4	d31
Color	16-bit	0x01	0x53	12	32	2	4	d32
	R-G-B-O	0x01	0x54	12	64	4	4	d33
	4-4-4-4	0x01	0x55	12	128	8	4	d34
		0x56	0x5B	24	32	4:3	NA	d1
	1	0x56	0x5C	24	64	8:3	NA	d2
	Packed-24	0x56	0x5D	24	128	16:3	NA	d3
	R-G-B	0x5E	0x5B	24	32	5:4	NA	d4
	8–8–8	0x5E	0x5C	24	64	5:2	NA	d5
		0x5E	0x5D	24	128	5:1	NA	d6
		0x57	0x5B	24	32	4:3	NA	d7
	2	0x57	0x5C	24	64	8:3	NA	d8
True-	Packed-24	0x57	0x5D	24	128	16:3	NA	d9
Color	B-G-R	0x5F	0x5B	24	32	5:4	NA	d10
	8–8–8	0x5F	0x5C	24	64	5:2	NA	d11
		0x5F	0x5D	24	128	5:1	NA	d12
	3	0x46	0x5B	24	32	1	NA	d13
	32-Bit	0x46	0x5C	24	64	2	NA	d14
	X-R-G-B	0x46	0x5D	24	128	4	NA	d15
	4	0x47	0x5B	24	32	1	NA	d16
	32-bit	0x47	0x5C	24	64	2	NA	d17
	B-G-R-X	0x47	0x5D	24	128	4	NA	d18

^{2.} Multiplex ratio indicates the number of pixels per bus load or the number of pixels associated with each LCLK (load clock) pulse. For example, with a 64-bit pixel bus width and 8 bit planes, each bus load is comprised of 8 pixels. The RCLK frequency must be chosen as a function of the multiplex mode selected and any frequency division provided by the controller. The RCLK frequency is not automatically set by mode selection; it must be set by programming the loop clock PLL registers.

^{3.} This column is a reference to Tables 2–17 through 2–21, where the actual manipulation of pixel information and pixel latching sequences are illustrated for each of the multiplexing modes.

Table 2-16. Multiplex Mode and Bus-Width Selection (Continued)

MODE	SUB- MODE	TRUE- COLOR- CONTROL REGISTER (INDEX 0x18)	MULTIPLEX- CONTROL REGISTER (INDEX 0x19)	DATA BITS PER PIXEL (see Note 1)	PIXEL BUS WIDTH	MULTI- PLEX RATIO (see Note 2)	OVERLAY BITS PER PIXEL	TABLE REFERENCE (see Note 3)
	5	0x45	0x52	16	16	1	NA	d19
	16-bit XGA	0x45	0x53	16	32	2	NA	d20
	R-G-B	0x45	0x54	16	64	4	NA	d21
	5-6-5	0x45	0x55	16	128	8	NA	d22
	6	0x44	0x52	15	16	1	NA	d23
	16-bit TARGA	0x44	0x53	15	32	2	NA	d24
	X-R-G-B	0x44	0x54	15	64	4	NA	d25
True-	1-5-5-5	0x44	0x55	15	128	8	NA	d26
Color	7	0x43	0x52	16	16	1	NA	d27
	16-bit	0x43	0x53	16	32	2	NA	d28
	R-G-B	0x43	0x54	16	64	4	NA	d29
	6-6-4	0x43	0x55	16	128	8	NA	d30
	8	0x41	0x52	12	16	1	NA	d31
	16-bit	0x41	0x53	12	32	2	NA	d32
	R-G-B-X	0x41	0x54	12	64	4	NA	d33
	4–4–4–4	0x41	0x55	12	128	8	NA	d34

- 2. Multiplex ratio indicates the number of pixels per bus load or the number of pixels associated with each LCLK (load clock) pulse. For example, with a 64-bit pixel bus width and 8 bit planes, each bus load is comprised of 8 pixels. The RCLK frequency must be chosen as a function of the multiplex mode selected and any frequency division provided by the controller. The RCLK frequency is not automatically set by mode selection; it must be set by programming the loop clock PLL registers.
- 3. This column is a reference to Tables 2–17 through 2–21, where the actual manipulation of pixel information and pixel latching sequences are illustrated for each of the multiplexing modes.

Table 2–17. Pseudo-Color Mode Pixel-Latching Sequence (see Note 4)

v1	s1	s2	s3	s4	s5
VGA7–VGA0	P3–P0 P7–P4	P3–P0 P7–P4 P11–P8	P3–P0 P7–P4 P11–P8	P3–P0 P7–P4 P11–P8	P3–P0 P7–P4 P11–P8
		P15–P12	• • P31–P28	• • P63–P60	• • P127–P124

s6	s7	s8	s9	s10	s11	s12
P7-P4 P3-P0	P7-P4 P3-P0 P15-P12 P11-P8	P7-P4 P3-P0 P15-P12 P11-P8 • P31-P28 P27-P24	P7-P4 P3-P0 P15-P12 P11-P8 • P63-P60 P59-P56	P7-P4 P3-P0 P15-P12 P11-P8 • P127-P124 P123-P120	P7-P0	P7–P0 P15–P8

s13	s14	s15
P7-P0	P7-P0	P7-P0
P15-P8	P15-P8	P15-P8
P23-P16	P23-P16	P23-P16
P31-P24	•	•
	•	•
1	P55-P48	P119-P112
	P63-P56	P127-P120

NOTE 4: The latching sequence is initiated by a rising edge on LCLK. For modes in which multiple pixels are latched, the LCLK rising edge latches all the pixels and the pixel clock shifts them out starting with the low-numbered pixel. For example, in pseudo-color submode 1 with a 16-bit pixel bus width, the rising edge of LCLK latches four pixels and the pixel clock shifts them out in the order P(3–0), P(7–4), P(11–8), and P(15–12). Note that each line in each entry above represents one pixel.

Table 2-18. Packed-24 Format (R-G-B Mode)

			· io. Fackeu	d1	`			
LCLK					P31-P24	P23-P16	P15-P8	P7-P0
First					B1(7-0)	R0(7-0)	G0(7-0)	B0(7-0)
Second					G2(7-0)	B2(7-0)	R1(7-0)	G1(7-0)
Third					R3(7-0)	G3(7-0)	B3(7-0)	R2(7-0)
	•			d2				
LCLK	P63-P56	P55-P48	P47-P40	P39-P32	P31-P24	P23-P16	P15-P8	P7-P0
First	G2(7-0)	B2(7-0)	R1(7-0)	G1(7-0)	B1(7-0)	R0(7-0)	G0(7-0)	B0(7-0)
Second	B5(7-0)	R4(7-0)	G4(7-0)	B4(7-0)	R3(7-0)	G3(7-0)	B3(7-0)	R2(7-0)
Third	R7(7-0)	G7(7-0)	B7(7-0)	R6(7-0)	G6(7-0)	B6(7-0)	R5(7-0)	G5(7-0)
				d3				
LCLK	P127-P120	P119-P112	P111-P104	P103-P96	P95-P88	P87-P80	P79-P72	P71-P64
First	B5(7-0)	R4(7-0)	G4(7-0)	B4(7-0)	R3(7-0)	G3(7-0)	B3(7-0)	R2(7-0)
Second	G10(7-0)	B10(7-0)	R9(7-0)	G9(7-0)	B9(7-0)	R8(7-0)	G8(7-0)	B8(7-0)
Third	R15(7-0)	G15(7-0)	B15(7-0)	R14(7-0)	G14(7-0)	B14(7-0)	R13(7-0)	G13(7-0)
LCLK	P63-P56	P55-P48	P47-P40	P39-P32	P31-P24	P23-P16	P15-P8	P7-P0
First	G2(7-0)	B2(7-0)	R1(7-0)	G1(7-0)	B1(7-0)	R0(7-0)	G0(7-0)	B0(7-0)
Second	R7(7-0)	G7(7-0)	B7(7-0)	R6(7-0)	G6(7-0)	B6(7-0)	R5(7-0)	G5(7-0)
Third	B13(7-0)	R12(7-0)	G12(7-0)	B12(7-0)	R11(7-0)	G11(7-0)	B11(7-0)	R10(7-0)
				d4				
LCLK					P31-P24	P23-P16	P15-P8	P7-P0
First					B1(7-0)	R0(7-0)	G0(7-0)	B0(7-0)
Second					G2(7-0)	B2(7-0)	R1(7-0)	G1(7-0)
Third					R3(7-0)	G3(7-0)	B3(7-0)	R2(7-0)
Fourth						R4(7-0)	G4(7-0)	B4(7-0)
				d5				
LCLK	P63-P56	P55-P48	P47-P40	P39-P32	P31-P24	P23-P16	P15-P8	P7-P0
First	G2(7-0)	B2(7-0)	R1(7-0)	G1(7-0)	B1(7-0)	R0(7-0)	G0(7-0)	B0(7-0)
Second		R4(7-0)	G4(7-0)	B4(7-0)	R3(7-0)	G3(7-0)	B3(7-0)	R2(7-0)
				d6				
LCLK	P127-P120	P119-P112	P111-P104	P103-P96	P95-P88	P87-P80	P79-P72	P71-P64
First		R4(7-0)	G4(7-0)	B4(7-0)	R3(7-0)	G3(7-0)	B3(7-0)	R2(7-0)
LCLK	P63-P56	P55-P48	P47-P40	P39-P32	P31-P24	P23-P16	P15-P8	P7-P0
First	G2(7-0)	B2(7-0)	R1(7-0)	G1(7-0)	B1(7-0)	R0(7-0)	G0(7-0)	B0(7-0)

Table 2-19. Packed-24 Format (B-G-R Mode)

				d7		-		
LCLK					P31-P24	P23-P16	P15-P8	P7-P0
First					R1(7-0)	B0(7-0)	G0(7-0)	R0(7-0)
Second					G2(7-0)	R2(7-0)	B1(7-0)	G1(7-0)
Third					B3(7-0)	G3(7-0)	R3(7-0)	B2(7-0)
	•			d8				
LCLK	P63-P56	P55-P48	P47-P40	P39-P32	P31-P24	P23-P16	P15-P8	P7-P0
First	G2(7-0)	R2(7-0)	B1(7-0)	G1(7-0)	R1(7-0)	B0(7-0)	G0(7-0)	R0(7-0)
Second	R5(7-0)	B4(7-0)	G4(7-0)	R4(7-0)	B3(7-0)	G3(7-0)	R3(7-0)	B2(7-0)
Third	B7(7-0)	G7(7-0)	R7(7-0)	B6(7-0)	G6(7-0)	R6(7-0)	B5(7-0)	G5(7-0)
				d9				
LCLK	P127-P120	P119-P112	P111-P104	P103-P96	P95-P88	P87-P80	P79-P72	P71-P64
First	R5(7-0)	B4(7-0)	G4(7-0)	R4(7-0)	B3(7-0)	G3(7-0)	R3(7-0)	B2(7-0)
Second	G10(7-0)	R10(7-0)	B9(7-0)	G9(7-0)	R9(7-0)	B8(7-0)	G8(7-0)	R8(7-0)
Third	B15(7-0)	G15(7-0)	R15(7-0)	B14(7-0)	G14(7-0)	R14(7-0)	B13(7-0)	G13(7-0)
LCLK	P63-P56	P55-P48	P47-P40	P39-P32	P31-P24	P23-P16	P15-P8	P7-P0
First	G2(7-0)	R2(7-0)	B1(7-0)	G1(7-0)	R1(7-0)	B0(7-0)	G0(7-0)	R0(7-0)
Second	B7(7-0)	G7(7-0)	R7(7-0)	B6(7-0)	G6(7-0)	R6(7-0)	B5(7-0)	G5(7-0)
Third	R13(7-0)	B12(7-0)	G12(7-0)	R12(7-0)	B11(7-0)	G11(7-0)	R11(7-0)	B10(7-0)
				d10				
LCLK					P31-P24	P23-P16	P15-P8	P7-P0
First					R1(7-0)	B0(7-0)	G0(7-0)	R0(7-0)
Second					G2(7-0)	R2(7-0)	B1(7-0)	G1(7-0)
Third					B3(7-0)	G3(7-0)	R3(7-0)	B2(7-0)
Fourth						B4(7-0)	G4(7-0)	R4(7-0)
				d11				
LCLK	P63-P56	P55-P48	P47-P40	P39-P32	P31-P24	P23-P16	P15-P8	P7-P0
First	G2(7-0)	R2(7-0)	B1(7-0)	G1(7-0)	R1(7-0)	B0(7-0)	G0(7-0)	R0(7-0)
Second		B4(7-0)	G4(7-0)	R4(7-0)	B3(7-0)	G3(7-0)	R3(7-0)	B2(7-0)
				d12				
LCLK	P127-P120	P119-P112	P111-P104	P103-P96	P95-P88	P87-P80	P79-P72	P71-P64
First		B4(7-0)	G4(7-0)	R4(7-0)	B3(7-0)	G3(7-0)	R3(7-0)	B2(7-0)
LCLK	P63-P56	P55-P48	P47-P40	P39-P32	P31-P24	P23-P16	P15-P8	P7-P0
First	G2(7-0)	R2(7-0)	B1(7-0)	G1(7-0)	R1(7-0)	B0(7-0)	G0(7-0)	R0(7-0)

Table 2–20. Direct-Color Mode Pixel-Latching Sequence (Little-Endian) (see Note 5)

d13		d14	
P31–P24(O), P23–P16(R), P15–P8(G), P7–P0(E	3)	P31-P24(O), P23-P16(R), P15-P8(G), P7-P0(P63-P56(O), P55-P48(R), P47-P40(G), P39-P32(· ′
MSB	LSB	MSB L	_SB
d15		d16	
P31–P24(O), P23–P16(R), P15–P8(G), P7–P0(E P63–P56(O), P55–P48(R),P47–P40(G), P39–032 P95–P88(O), P87–P80(R), P79–P72(G), P71–P64 P127–P120(O), P119–P112(R), P111–104(G), P103–P96(B)	(B)	P31–P24(B), P23–P16(G), P15–P8(R), P7–P0(C))
MSB	LSB	MSB L	_SB
d17		d18	
P31-P24(B), P23-P16(G), P15-P8(R), P7-P0(P63-P56(B), P55-P48(G), P47-P40(R), P39-P32(P31–P24(B), P23–P16(G), P15–P8(R), P7–P0(O P63–P56(B), P55–P48(G), P47–P40(R), P39–032(P95–P88(B), P87–P80(G), P79–P72(R), P71–P64(P127–P120(B), P119–P112(G), P111–104(R), P103–P96(O)	Ó)
MSB	LSB	MSB L	_SB
		111102	
d19		d20	
d19 P15-P11(R), P10-P5(G), P4-P0(B)			
P15-P11(R), P10-P5(G), P4-P0(B)	LSB	d20 P15-P11(R), P10-P5(G), P4-P0(B) P31-P27(R), P26-P21(G), P20-P16(B)	-SB
P15-P11(R), P10-P5(G), P4-P0(B)		d20 P15-P11(R), P10-P5(G), P4-P0(B) P31-P27(R), P26-P21(G), P20-P16(B)	-
P15-P11(R), P10-P5(G), P4-P0(B) MSB		d20 P15-P11(R), P10-P5(G), P4-P0(B) P31-P27(R), P26-P21(G), P20-P16(B) MSB	_SB
P15-P11(R), P10-P5(G), P4-P0(B) MSB d21 P15-P11(R), P10-P5(G), P4-P0(B) P31-P27(R), P26-P21(G), P20-P16(B) P47-P43(R), P42-P37(G), P36-P32(B) P63-P59(R), P58-P53(G), P52-P48(B)		d20 P15-P11(R), P10-P5(G), P4-P0(B) P31-P27(R), P26-P21(G), P20-P16(B) MSB d22 P15-P11(R), P10-P5(G), P4-P0(B) P31-P27(R), P26-P21(G), P20-P16(B) P47-P43(R), P42-P37(G), P36-P32(B) P63-P59(R), P58-P53(G), P52-P48(B) P79-P75(R), P74-P69(G), P68-P64(B) P95-P91(R), P90-P85(G), P84-P80(B) P111-P107(R), P106-P101(G), P100-P96(B) P127-P123(R), P122-P117(G), P116-P112(B)	_SB
P15-P11(R), P10-P5(G), P4-P0(B) MSB d21 P15-P11(R), P10-P5(G), P4-P0(B) P31-P27(R), P26-P21(G), P20-P16(B) P47-P43(R), P42-P37(G), P36-P32(B) P63-P59(R), P58-P53(G), P52-P48(B)	LSB	d20 P15-P11(R), P10-P5(G), P4-P0(B) P31-P27(R), P26-P21(G), P20-P16(B) MSB d22 P15-P11(R), P10-P5(G), P4-P0(B) P31-P27(R), P26-P21(G), P20-P16(B) P31-P27(R), P26-P21(G), P20-P16(B) P47-P43(R), P42-P37(G), P36-P32(B) P63-P59(R), P58-P53(G), P52-P48(B) P79-P75(R), P74-P69(G), P68-P64(B) P95-P91(R), P90-P85(G), P84-P80(B) P111-P107(R), P106-P101(G), P100-P96(B) P127-P123(R), P122-P117(G), P116-P112(B)	_SB
P15-P11(R), P10-P5(G), P4-P0(B) MSB d21 P15-P11(R), P10-P5(G), P4-P0(B) P31-P27(R), P26-P21(G), P20-P16(B) P47-P43(R), P42-P37(G), P36-P32(B) P63-P59(R), P58-P53(G), P52-P48(B) MSB	LSB	d20 P15-P11(R), P10-P5(G), P4-P0(B) P31-P27(R), P26-P21(G), P20-P16(B) MSB d22 P15-P11(R), P10-P5(G), P4-P0(B) P31-P27(R), P26-P21(G), P20-P16(B) P47-P43(R), P42-P37(G), P36-P32(B) P63-P59(R), P58-P53(G), P52-P48(B) P79-P75(R), P74-P69(G), P68-P64(B) P95-P91(R), P90-P85(G), P84-P80(B) P111-P107(R), P106-P101(G), P100-P96(B) P127-P123(R), P122-P117(G), P116-P112(B) MSB	_SB

NOTE 5: The latching sequence is initiated by a rising edge on LCLK. For modes in which multiple pixels are latched on one LCLK rising edge, the pixel clock shifts them out starting with the low-numbered pixel. Note that each line of each table entry above represents one pixel. In the table, P31–P24(B) means P31 = BLUE7 (MSB), P30 = BLUE6, ..., P24 = BLUE0 (LSB). True-color modes are similar, but the overlay fields are not supported.

Table 2-20. Direct-Color Mode Pixel-Latching Sequence (Little-Endian) (see Note 5)(Continued)

d25	d26
P15(O), P14-P10(R), P9-P5(G), P4-P0(B) P31(O), P30-P26(R), P25-P21(G), P20-P16(B) P47(O), P46-P42(R), P41-P37(G), P36-P32(B) P63(O), P62-P58(R), P57-P53(G), P52-P48(B)	P15(O), P14-P10(R), P9-P5(G), P4-P0(B) P31(O), P30-P26(R), P25-P21(G), P20-P16(B) P47(O), P46-P42(R), P41-P37(G), P36-P32(B) P63(O), P62-P58(R), P57-P53(G), P52-P48(B) P79(O), P78-P74(R), P73-P69(G), P68-P64(B) P95(O), P94-P90(R), P89-P85(G), P84-P80(B) P111(O), P110-P106(R), P105-P101(G), P100-P96(B) P127(O), P126-P122(R), P121-P117(G), P116-P112(B)
MSB LSB	MSB LSB
d27	d28
P15-P10(R), P9-P4(G), P3-P0(B)	P15-P10(R), P9-P4(G), P3-P0(B) P31-P26(R), P25-P20(G), P19-P16(B)
MSB LSB	MSB LSB
d29	d30
P15–P10(R), P9–P4(G), P3–P0(B) P31–P26(R), P25–P20(G), P19–P16(B) P47–P42(R), P41–P36(G), P35–P32(B) P63–P58(R), P57–P52(G), P51–P48(B)	P15-P10(R), P9-P4(G), P3-P0(B) P31-P26(R), P25-P20(G), P19-P16(B) P47-P42(R), P41-P36(G), P35-P32(B) P63-P58(R), P57-P52(G), P51-P48(B) P79-P74(R), P73-P68(G), P67-P64(B) P95-P90(R), P89-P84(G), P83-P80(B) P111-P106(R), P105-P100(G), P99-P96(B) P127-P122(R), P121-P116(G), P115-P112(B)
MSB LSB	MSB LSB
d31	d32
P15-P12(R), P11-P8(G), P7-P4(B), P3-P0(O) MSB LSB	P15-P12(R), P11-P8(G), P7-P4(B), P3-P0(O) P31-P28(R), P27-P24(G), P23-P20(B), P19-P16(O) MSB LSB
d33	d34
P15-P12(R), P11-P8(G), P7-P4(B), P3-P0(O) P31-P28(R), P27-P24(G), P23-P20(B), P19-P16(O) P47-P44(R), P43-P40(G), P39-P36(B), P35-P32(O) P63-P60(R), P59-P56(G), P55-P52(B), P51-P48(O)	P15-P12(R), P11-P8(G), P7-P4(B), P3-P0(O) P31-P28(R), P27-P24(G), P23-P20(B), P19-P16(O) P47-P44(R), P43-P40(G), P39-P36(B), P35-P32(O) P63-P60(R), P59-P56(G), P55-P52(B), P51-P48(O) P79-P76(R), P75-P72(G), P71-P68(B), P67-P64(O) P95-P92(R), P91-P88(G), P87-P84(B), P83-P80(O) P111-P108(R), P107-P104(G), P103-100(B), P99-P96(O) P127-124(R), P123-P120(G), P119-P116(B), P115-P112(O)
MSB LSB	MSB LSB

NOTE 5: The latching sequence is initiated by a rising edge on LCLK. For modes in which multiple pixels are latched on one LCLK rising edge, the pixel clock shifts them out starting with the low-numbered pixel. Note that each line of each table entry above represents one pixel. In the table, P31–P24(B) means P31 = BLUE7 (MSB), P30 = BLUE6, ..., P24 = BLUE0 (LSB). True-color modes are similar, but the overlay fields are not supported.

Table 2-21. Direct-Color Mode Pixel-Latching Sequence (Big-Endian) (see Note 6)

d13	d14
P31-P24(B), P23-P16(G), P15-P8(R), P7-P0(O)	P31-P24(B), P23-P16(G), P15-P8(R), P7-P0(O) P63-P56(B), P55-P48(G), P47-P40(R), P39-P32(O)
LSB MSE	LSB MSB
d15	d16
P31–P24(B), P23–P16(G), P15–P8(R), P7–P0(O) P63–P56(B), P55–P48(G), P47–P40(R), P39–P32(O) P95–P88(B), P87–P80(G), P79–P72(R), P71–P64(O) P127–P120(B), P119–P112(G), P111–P104(R), P103–P96(O)	P31-P24(O), P23-P16(R), P15-P8(G), P7-P0(B)
LSB MSE	LSB MSB
d17	d18
P31-P24(O), P23-P16(R), P15-P8(G), P7-P0(B) P63-P56(O), P55-P48(R), P47-P40(G), P39-P32(B)	P31–P24(O), P23–P16(R), P15–P8(G), P7–P0(B) P63–P56(O), P55–P48(R), P47–P40(G), P39–P32(B) P95–P88(O), P87–P80(R), P79–P72(G), P71–P64(B) P127–P120(O), P119–P112(R), P111–P104(G), P103–P96(B)
LSB MSE	LSB
d19	d20
d19 P15-P11(B), P10-P5(G), P4-P0(R)	d20 P15–P11(B), P10–P5(G), P4–P0(R) P31–P27(B), P26–P21(G), P20–P16(R)
	P15–P11(B), P10–P5(G), P4–P0(R) P31–P27(B), P26–P21(G), P20–P16(R)
P15-P11(B), P10-P5(G), P4-P0(R)	P15–P11(B), P10–P5(G), P4–P0(R) P31–P27(B), P26–P21(G), P20–P16(R)
P15-P11(B), P10-P5(G), P4-P0(R) LSB MSE	P15–P11(B), P10–P5(G), P4–P0(R) P31–P27(B), P26–P21(G), P20–P16(R) LSB MSB
P15-P11(B), P10-P5(G), P4-P0(R) LSB MSE d21 P15-11(B), P10-P5(G), P4-P0(R) P31-P27(B), P26-P21(G), P20-P16(R) P47-P43(B), P42-P37(G), P36-P32(R)	P15–P11(B), P10–P5(G), P4–P0(R) P31–P27(B), P26–P21(G), P20–P16(R) LSB MSB d22 P15–P11(B), P10–P5(G), P4–P0(R) P31–P27(B), P26–P21(G), P20–P16(R) P47–P43(B), P42–P37(G), P36–P32(R) P63–P59(B), P58–P53(G), P52–P48(R) P79–P75(B), P74–P69(G), P68–P64(R) P95–P91(B), P90–P85(G), P84–P80(R) P111–P107(B), P106–P101(G), P100–P96(R) P127–P123(B), P122–P117(G), P116–P112(R)
P15-P11(B), P10-P5(G), P4-P0(R) LSB MSE d21 P15 - 11(B), P10 - P5(G), P4 - P0(R) P31 - P27(B), P26 - P21(G), P20 - P16(R) P47 - P43(B), P42 - P37(G), P36 - P32(R) P63 - P59(B), P58 - P53(G), P52 - P48(R)	P15–P11(B), P10–P5(G), P4–P0(R) P31–P27(B), P26–P21(G), P20–P16(R) LSB MSB d22 P15–P11(B), P10–P5(G), P4–P0(R) P31–P27(B), P26–P21(G), P20–P16(R) P47–P43(B), P42–P37(G), P36–P32(R) P63–P59(B), P58–P53(G), P52–P48(R) P79–P75(B), P74–P69(G), P68–P64(R) P95–P91(B), P90–P85(G), P84–P80(R) P111–P107(B), P106–P101(G), P100–P96(R) P127–P123(B), P122–P117(G), P116–P112(R)
P15-P11(B), P10-P5(G), P4-P0(R) LSB MSE d21 P15 - 11(B), P10 - P5(G), P4 - P0(R) P31 - P27(B), P26 - P21(G), P20 - P16(R) P47 - P43(B), P42 - P37(G), P36 - P32(R) P63 - P59(B), P58 - P53(G), P52 - P48(R) LSB MSE	P15–P11(B), P10–P5(G), P4–P0(R) P31–P27(B), P26–P21(G), P20–P16(R) LSB MSB d22 P15–P11(B), P10–P5(G), P4–P0(R) P31–P27(B), P26–P21(G), P20–P16(R) P47–P43(B), P42–P37(G), P36–P32(R) P63–P59(B), P58–P53(G), P52–P48(R) P79–P75(B), P74–P69(G), P68–P64(R) P95–P91(B), P90–P85(G), P84–P80(R) P111–P107(B), P106–P101(G), P100–P96(R) P127–P123(B), P122–P117(G), P116–P112(R) LSB MSB

NOTE 6: The latching sequence is the same as little-endian. Each line represents one pixel. The table assumes that the pixel bus has been externally reverse wired. Therefore, P31–P24(B) in the table means P31 = BLUE0 (LSB), P30 = BLUE1, , P24 = BLUE7 (MSB). True-color modes are similar, but overlay fields are not supported.

Table 2–21. Direct-Color Mode Pixel-Latching Sequence (Big-Endian) (see Note 6)(Continued)

d25	d26
P15–P11(B), P10–P6(G), P5–P1(R), P0(O) P31–P27(B), P26–P22(G), P21–P17(R), P16(O) P47–P43(B), P42–P38(G), P37–P33(R), P32(O) P63–P59(B), P58–P54(G), P53–P49(R), P48(O)	P15–P11(B), P10–P6(G), P5–P1(R), P0(O) P31–P27(B), P26–P22(G), P21–P17(R), P16(O) P47–P43(B), P42–P38(G), P37–P33(R), P32(O) P63–P59(B), P58–P54(G), P53–P49(R), P48(O) P79–P75(B), P74–P70(G), P69–P65(R), P64(O) P95–P91(B), P90–P86(G), P85–P81(R), P80(O) P111–P107(B), P106–P102(G), P101–P97(R), P96(O) P127–P123(B), P122–P118(G), P117–113(R), P112(O)
LSB MSB	LSB MSB
d27	d28
P15-P12(B), P11-P6(G), P5-P0(R)	P15–P12(B), P11–P6(G), P5–P0(R) P31–P28(B), P27–P22(G), P21–P16(R)
LSB MSB	LSB MSB
d29	d30
P15-P12(B), P11-P6(G), P5-P0(R) P31-P28(B), P27-P22(G), P21-P16(R) P47-P44(B), P43-P38(G), P37-P32(R) P63-P60(B), P59-P54(G), P53-P48(R)	P15-P12(B), P11-P6(G), P5-P0(R) P31-P28(B), P27-P22(G), P21-P16(R) P47-P44(B), P43-P38(G), P37-P32(R) P63-P60(B), P59-P54(G), P53-P48(R) P79-P76(B), P75-P70(G), P69-P64(R) P95-P92(B), P91-P86(G), P85-P80(R) P111-P108(B), P107-P102(G), P101-P96(R) P127-P124(B), P123-P118(G), P117-P112(R) LSB MSB
d31	d32
P15–P12(O), P11–P8(B), P7–P4(G), P3–P0(R) LSB MSB	P15–P12(O), P11–P8(B), P7–P4(G), P3–P0(R) P31–P28(O), P27–P24(B), P23–P20(G), P19–P16(R) LSB MSB
d33	d34
P15 – P12(O), P11 – P8(B), P7 – P4(G), P3 – P0(R) P31 – P28(O), P27 – P24(B), P23 – P20(G), P19 – P16(R) P47 – P44(O), P43 – P40(B), P39 – P36(G), P35 – P32(R) P63 – P60(O), P59 – P56(B), P55 – P52(G), P51 – P48(R)	P15–P12(O), P11–P8(B), P7–P4(G), P3–P0(R) P31–P28(O), P27–P24(B), P23–P20(G), P19–P16(R) P47–P44(O), P43–P40(B), P39–P36(G), P35–P32(R) P63–P60(O), P59–P56(B), P55–P52(G), P51–P48(R) P79–P76(O), P75–P72(B), P71–P68(G), P67–P64(R) P95–P92(O), P91–P88(B), P87–P84(G), P83–P80(R) P111–P108(O), P107–P104(B), P103–P100(G), P99–P96(R) P127–P124(O), P123–P120(B), P119–P116(G), P115–P112(R)
LSB MSB	LSB MSB

NOTE 6: The latching sequence is the same as little-endian. Each line represents one pixel. The table assumes that the pixel bus has been externally reverse wired. Therefore, P31–P24(B) in the table means P31 = BLUE0 (LSB), P30 = BLUE1, , P24 = BLUE7 (MSB). True-color modes are similar, but overlay fields are not supported.

2.9 On-Chip Cursor

The TVP3030 has an on-chip three-color 64x64 pixel user-definable cursor. The cursor operation defaults to the XGA standard, but X-windows and three-color modes are also available (see Section 2.9.3). The cursor operates in both noninterlaced and interlaced applications.

The pattern for the 64 x 64 cursor is provided by the cursor RAM, which may be accessed by the MPU at any time. Cursor positioning is performed via the cursor-position (x,y) registers (see register bit definitions in Section 2.16.5). Positions x and y are defined in the TVP3030 increasing from left to right and from top to bottom, respectively, as seen on the display screen.

On-chip cursor control is performed by the indirect cursor-control register (index: 0x06). The direct cursor control register provides an alternate means of enabling and disabling the cursor and selecting the cursor mode. See the cursor-control register bit definitions in Section 2.16.3.

2.9.1 Cursor RAM

The 64 x 64 x 2 cursor RAM is used to define the pixel pattern within the 64x64 pixel cursor window. It is not initialized and may be written to or read by the MPU at any time, even when the cursor is enabled.

The cursor RAM address zero is at the top left corner of the RAM as shown in Figure 2–8. The cursor plane 0 bits for the entire cursor array are stored in the first 512 bytes of the RAM and the cursor plane 1 bits for the entire cursor array are stored in the last 512 bytes of the RAM. Information for eight cursor pixels is stored in each byte. The MSB (D7) corresponds with the first or leftmost pixel displayed on the screen.

The 64 x 64 x 2 cursor RAM stores a total of 8192 bits and is accessed through the 8-bit MPU data bus. There are therefore 1024 bytes stored in the RAM and a 10-bit address is used. The upper two bits of the cursor RAM address (A9, A8) are written to cursor control register (index: 0x06) bits CCR3 and CCR2. The MSB of the address (CCR3) selects cursor plane 0 or cursor plane 1. The lower eight bits of the cursor RAM address (A7–A0) are written to the cursor RAM write address register (direct register: 0000) for writing to the RAM and to the cursor RAM read address register (direct register: 0011) for reading the RAM. Then the plane 0 or 1 data for the first eight pixels is written to the cursor RAM data register (direct register: 1011). This stores the cursor pixel data in the cursor RAM and automatically increments the cursor RAM address register. The upper two bits of the cursor RAM address also increment when the lower eight bits roll over from 0xFF to 0x00. A second write to the cursor RAM data register loads the plane 0 or 1 data for the next eight cursor pixels, and so on. Update of the entire cursor RAM requires 1024 writes to the cursor RAM data register.

To read from the cursor RAM, the address of the first cursor-RAM location to be read is loaded using CCR3 and CCR2 and the cursor-RAM read address register. Then a read is performed on the cursor-RAM data register (direct register: 1011) which reads the plane 0 or 1 data for eight consecutive pixels. Similar to the cursor RAM write operation, when the read is completed, CCR3 and CCR2 and the cursor-RAM address register are automatically incremented and further reads read successive cursor RAM locations. Upload of the entire cursor RAM requires 1024 reads of the cursor RAM data register.

NOTES:

The cursor RAM upper address bits CCR3 and CCR2 in the cursor control register default to zeros after reset. Since software normally sets these bits to zeroes before accessing the cursor RAM, it may not be necessary to write to CCR3 and CCR2.

Internally, the entire 10-bit address is loaded into the address counter after a write to the cursor RAM address register (direct register, 0000 or 0011), so CCR3 and CCR2 should be written first, if they are to be changed.

Vertical retrace is determined by detecting 2048 or 4096 pixel clocks between rising edges of the internal BLANK signal. CCR4 selects 2048 when logic 0 and 4096 when logic 1.





Figure 2-8. Cursor-RAM Organization

2.9.2 Cursor Positioning

The cursor-position (x,y) registers are used to position the 64 x 64 cursor on the display screen. The cursor-position (x,y) registers specify the location of the cursor bottom right corner on the display screen relative to the end of the internal BLANK signal. Figure 2–9 shows the orientation of the x,y coordinates for positioning the cursor.

The values written to the cursor position registers represent the position of the bottom right corner of the cursor. If zero is written to the cursor position x or cursor position y registers, the cursor is off the screen. If the cursor position (x,y) is (1,1), only a single pixel of the cursor (cursor 63,63) is displayed and it appears at the upper left corner of the screen.

If the upper left corner of the cursor is preferred as a reference, determine the screen (x,y) coordinate where cursor (0,0) will be positioned. Then add 64 (0x40) to the x coordinate and add 64 (0x40) to the y coordinate and write these values to the cursor position (x,y) registers. For example, if the upper left corner of the cursor is to be positioned at screen (0,0), write (0x40, 0x40) to the cursor position (x,y) registers.



Cursor Position (X,Y) = Screen (X,Y) Where Cursor (0,0) is Located + (64,64)

Figure 2-9. Cursor Positioning

2.9.3 Three-Color 64 x 64 Cursor

The 64 x 64 x 2 cursor RAM provides two bits of cursor information on every dot clock cycle during the 64×64 cursor window. CCR1 and CCR0 specifiy whether the XGA mode (logic 10) or X-window mode (logic 11) or 3-color mode (logic 01) is used to interpret the cursor information. When CCR1 and CCR0 are 00, the cursor is disabled. The cursor enable/disable and mode select may also be programmed via the direct cursor control register. The two bits of cursor pixel data determine the cursor appearance as shown in the table below:

	Table 1 21. Gallon Gold Goldan Midde											
R.A	λM	COLOR SELECTION										
PLANE 1	PLANE 0	THREE-COLOR MODE	XGA MODE	X-WINDOW MODE								
0	0	Transparent	Cursor color 0	Transparent								
0	1	Cursor color 0	Cursor color 1	Transparent								
1	0	Cursor color 1	Transparent	Cursor color 0								
1	1	Cursor color 2	Complement	Cursor color 1								

Table 2–22. Cursor Color Selection Modes

Cursor color 0, 1, and 2: These colors are set by writing to the cursor-color registers.

Transparent: The underlying pixel color is displayed.

Complement: The ones complement of the underlying pixel color is displayed.

2.9.4 Interlaced Cursor Operation

The cursor supports an interlaced display when bit CCR5 in the cursor control register is logic 1. For the purposes of this discussion assume that the interlaced display consists of an even field of scan lines numbered 0, 2, 4, . . ., etc., and an odd field of scan lines numbered 1, 3, 5, . . ., etc. Scan line 0 is the first scan line at the top of the display. When interlaced mode is enabled and cursor position y (CPy) is greater than 64 (0x40) and less than or equal to 4095 (0xFFF), the first cursor line displayed depends on the state of the ODD/EVEN terminal and value of CPy.

If CPy is an even number, the data in row 0 of the cursor RAM array will be displayed during the even field $(ODD/\overline{EVEN} = logic 0)$, followed by rows 2, 4, . . . , 62 on successive scan lines. The data in row 1 of the cursor RAM array will be displayed during the odd field $(ODD/\overline{EVEN} = logic 1)$, followed by rows 3, 5, . . . , 63 on successive scan lines.

If CPy is an odd number, the data in row 0 of the cursor RAM array will be displayed during the odd field $(ODD/\overline{EVEN} = logic 1)$, followed by rows 2, 4, . . . , 62 on successive scan lines. The data in row 1 of the cursor RAM array will be displayed during the even field $(ODD/\overline{EVEN} = logic 0)$, followed by rows 3, 5, . . . , 63 on successive scan lines.

If CPy is between 0 and 64 (0x40), the cursor is partially off the top of the screen. In this case, the data in the first displayed row of the cursor RAM (row N) is always displayed on scan line 0, which is the first scan line of the even field, followed by cursor rows N + 2, N + 4, . . ., etc. on successive scan lines. The data in cursor row N + 1 is displayed on scan line 1, which is first scan line of the odd field, followed by cursor rows N + 3, N + 5, . . ., etc. on successive scan lines.

The CCR6 bit of the cursor control register allows the polarity of the received ODD/EVEN signal to be inverted when the CCR6 bit is set to logic 1.

2.10 Color-Key Switching

The TVP3030 provides an integrated mechanism for switching between direct-color images and overlay graphics or between direct-color images and true-color (gamma corrected) images midscreen. The color-key switching function combines images on screen based on color comparison with stored color range registers.

The color-key switching function is controlled by the color-key-control register (index: 0x38, see Section 2.16.7 for register definition). For switching between direct-color and true-color, a true-color mode must be selected from Table 2–16. The incoming red, green, and blue color fields are compared with their respective color range registers (before gamma correction). The overlay terminals could also be used for the color comparison, although the overlay information is not displayable in true-color mode. For switching between direct-color and overlay, a direct color mode must be selected from Table 2–16 and the VGA port must be disabled (MCR7 = logic 0). In all cases, the palette bypass bit (MSC5) should be logic 1. The color-key control register is then used to enable/disable the red, green, blue, and/or overlay range comparators and to define the polarity of the color-key switching function. The comparison values are then written to the eight 8-bit color key range registers; color key overlay (low, high), color key red (low, high), color key green (low, high), and color key blue (low, high). These registers are accessed through index 0x30 through index 0x37. The granularity for color-key switching is on a pixel-by-pixel basis.

The color-key function is controlled by the color-key-control register bits CKC0-CKC4 according to the following equation.

```
COLOR-KEY = [(OL + \overline{CKC0}) \times (R + \overline{CKC1}) \times (G + \overline{CKC2}) \times (B + \overline{CKC3})] \oplus \overline{CKC4}
where: OL = 1 if
                         color-key OL low
                                                  ≤ overlay (see Note)
                                                                                ≤ color-key OL high
          R = 1
                         color-key red low
                                                  ≤ direct color (RED)
                                                                                ≤ color-key red high
                    if
                                                  ≤ direct color (GREEN)
          G = 1
                    if
                         color-key green low
                                                                                ≤ color-key green high
          B = 1
                    if
                         color-key blue low
                                                  ≤ direct color (BLUE)
                                                                                ≤ color-key blue high
then
                         COLOR-KEY = 1, overlay or true-color is displayed.
                         COLOR-KEY = 0, direct-color is displayed.
```

NOTE:

CKC0-CKC3 can be used to individually enable or disable colors in the comparison for maximum flexibility. If color-key switching is not desired, CKC0-CKC3 should be set to logic 0. CKC4 is then used to set the default for either direct color or palette graphics. The default condition at reset is CKC0 = CKC1 = CKC2 = CKC3 = CKC4 = logic 0. This causes the color-key function to default to direct-color graphics.

The color-key comparison for the overlay data is performed after the read mask and palette-page registers so that an 8-bit comparison can be performed. This also gives the maximum flexibility to the user in performing the color comparisons. If the overlay defined for a given mode is less than 8 bits per pixel, the data is shifted to the LSB locations and the palette-page register (index: 0x1C) fills the remaining MSB positions.

For those direct-color modes that have less than 8 bits per pixel of red, green, and blue direct-color data, the data is internally shifted to the MSB positions for each color and the remaining LSB bits are filled with 0s before the 8-bit comparisons are performed.

The palette bypass bit (MSC5) and the color-key switching function are integrated like a logical OR function. If either selects palette graphics (true-color or overlay through the palette RAM), palette graphics will be displayed instead of direct-color.

2.11 Overscan Border

The TVP3030 provides the capability to produce a custom screen border using the overscan function. The overscan function is enabled by general-control register bit GCR6 (index: 0x1D). The overscan color is user-programmable by loading the overscan color red, green, and blue registers (see Section 2.3).

If the overscan function is enabled (GCR6 = logic 1), then the overscan color is displayed any time that OVS is high and BLANK is low (active). The blanking pedestal will be imposed on the analog outputs when both OVS and BLANK are low. If overscan is disabled, then the blanking pedestal occurs whenever BLANK is low.

The OVS terminal is always sampled on LCLK. Therefore, overscan <u>can only be used with the VGA port in VGA mode 1 (MSC6 = 1 in the multiplex control register)</u>. This selects SYSBL, SYSHS, SYSVS, and LCLK latching of the VGA port.

Figure 2–10 demonstrates the use of OVS to produce a custom overscan screen border.




Figure 2-10. Overscan Border

2.12 Horizontal Zooming

The TVP3030 supports a user-programmable horizontal zooming function of 2, 4, 8, 16, or 32× Zooming is controlled through the CKC5–CKC7 bits of the color-key control register (index: 0x38, see Section 2.16.7 for the color-key control register definition).

When one of the horizontal zoom factors (besides 1x) is chosen, the internal pixel multiplexer is configured such that it replicates the pixel data on successive dot clocks by the number of times specified by CKC5–CKC7. Also the RCLK frequency must be modified by changing the loop clock PLL registers to load pixel data at the new reduced rate. The new RCLK frequency should be chosen as the old RCLK frequency divided by the zoom factor.

The horizontal zoom function applies only to the pixel port (P127–P0) data. VGA data cannot be zoomed. The maximum zoom factor for all packed-24 modes is 8x. When zooming in 5:4 packed-24 mode, the latch control register setting depends on the zoom factor as described in Section 2.16.6.

2.13 Test Functions

The TVP3030 provides several functions that enable system testing and verification. These are detailed in Sections 2.13.1 through 2.13.4.

2.13.1 16-Bit CRC

A 16-bit cyclic redundancy check (CRC) is provided so that video data integrity can be verified at the input to the DACs. The CRC is updated when two consecutive horizontal sync (HSYNC) pulses are detected while BLANK is active (vertical retrace). For the use of the CRC function, HSYNC must be active low at the input to the TVP3030. The CRC is only calculated on the active screen area, i.e., active blank stops the calculation. One complete vertical screen must be completed to generate a valid CRC.

The CRC can be performed on any of the 24 data lines that enter the DACs and is controlled by the CRC bit select register (index: 0x3E). Values from 0 to 23 (0x17) may be written to this register to select between

the 24 different DAC data inputs. Value 0 corresponds to DAC data red 0 (LSB), value 7 to red 7 (MSB), value 8 to green 0 (LSB), value 15 to green 7 (MSB), value 16 to blue 0 (LSB), and value 23 to blue 7 (MSB). The 16-bit remainder that is calculated on the individual DAC data line can be read from the CRC remainder LSB and CRC remainder MSB registers. See Sections 2.16.9 and 2.16.10 for the CRC register bit definitions.

As long as the display pattern for each screen remains fixed, the CRC result should remain constant. If the CRC result changes, an error condition should be assumed. The CRC is calculated using the algorithm depicted by the circuit in Figure 2–11. The user can calculate and store the CRC remainder for a test screen in software and compare this to the TVP3030 calculated CRC remainder to verify data integrity.




Figure 2-11. CRC Algorithm

2.13.2 Sense Comparator Output and Test Register

The TVP3030 provides a $\overline{\text{SENSE}}$ output to support system diagnostics. $\overline{\text{SENSE}}$ can be used to determine the presence of the CRT monitor or verify that the RGB termination is correct. $\overline{\text{SENSE}}$ is a logic 0 if one or more of the DAC outputs exceeds the internal comparator voltage of 350 mV. The internal 350-mV reference has a tolerance of \pm 50 mV when using an external 1.235-V reference. If the internal voltage reference is used, the tolerance is higher.

The sense comparators are also integrated with the sense test register (index: 0x3A) so that the comparison results for the red, green, and blue comparators can be read independently through the 8-bit microinterface. When the sense test register (STR) is read, the results are indicated in the bit positions as shown below.

INDEX: 0x3A, ACCESS: R/W, DEFAULT: UNINITIALIZED										
STR BITS	STR BITS D7 D6 D5 D4 D3 D2 D1 D0									
Data	DIS	0	0	0	0	R	G	В		

where: R = logic 1 if IOR > 350 mV

G = logic 1 if IOG > 350 mV

B = logic 1 if IOB > 350 mV

D6 – D3 are reserved

D7 is disable (logic 1) bit

NOTE:

D7 can be set to a logic 1 to disable the sense comparison function. At reset, the sense comparison is enabled (D7 = logic 0). D6-D3 are reserved. When this register is written to, to disable the sense comparator function, bits D6-D0 need to be set to a logic 0.

Both the SENSE output and the sense test register are latched by the falling edge of the internally sampled blank signal (SYSBL or VGABL depending on bit MCR6). In order to have stable voltage inputs to the comparators, the frame-buffer inputs should be set such that data entering the DACs remains unchanged for a sufficient period of time prior to and after the BLANK-signal falling edge.

2.13.3 Identification Code

An ID register with a hardwired code is provided that can be used as a software identification of the device for different versions of the system design. The ID register is read only through index 0x3F. The value defined for the TVP3030 is 0x30.

2.13.4 Silicon Revision

The silicon revision register (index: 0x01) is a read-only register that enables software to identify the silicon revision of the TVP3030. The number in the register is initially 0x00. A major revision number is stored in bits 7–4 and a minor revision number is stored in bits 3–0.

2.14 Reset

There are two ways to reset the TVP3030. The RESET input terminal can be used to perform a hardware reset. Alternatively, the device has an integrated software reset function.

A hardware reset is initiated by pulling the RESET input terminal low. When RESET is pulled low all TVP3030 registers go to default states. This reset is asynchronous, and any glitch on this terminal could change the intended register setup. The default state at reset is VGA mode, and all default register settings are given in Table 2–2. If a reset is desired at power up, an external resistor, capacitor, and diode network can be connected to the RESET terminal. If TTL logic is employed to provide the signal to the RESET terminal, a pull up resistor should be used to make sure that CMOS levels are achieved.

For a software reset, anytime the reset register (index: 0xFF) is written to, all registers are initialized to TVP3030 default settings. The data written into the reset register is ignored.

2.15 Analog Output Specifications

The DAC outputs are controlled by three current sources (only two for IOR and IOB) as shown in Figure 2–12. The default condition is to have 0 IRE difference between blank and black levels, which is shown in Figure 2–13. If a 7.5-IRE pedestal is desired, it can be selected by setting bit 4 of the general-control register. This video output is shown in Figure 2–14.

A resistor (R_{SET}) is needed between the FS ADJUST terminal and GND to control the magnitude of the full-scale video signal. The IRE relationships in Figures 2–13 and 2–14 are maintained regardless of the full-scale output current.

The relationship between $\ensuremath{\mathsf{R}}_{\ensuremath{\mathsf{SET}}}$ and the full scale output current IOG is:

$$R_{SET}(\Omega) = K1 \times V_{ref}(V)/IOG(mA)$$

The full-scale output current on IOR and IOB for a given $R_{\mbox{\scriptsize SET}}$ is:

IOR, IOB (mA) =
$$K2 \times V_{ref}$$
 (V)/ R_{SET} (Ω)

where K1 and K2 are defined as:

PEDESTAL	10	G	IOR,	IOB
PEDESTAL	8-BIT OUTPUT	6-BIT OUTPUT	8-BIT OUTPUT	6-BIT OUTPUT
7.5 IRE	K1 = 11,294	K1 = 11,206	K2 = 8,067	K2 = 7,979
0 IRE	K1 = 10,684	K1 =10,600	K2 = 7,462	K2 = 7,374




Figure 2-12. Equivalent Circuit of the Current Output (IOG)




Figure 2-13. Composite Video Output (With 0 IRE, 8-Bit Output)




Figure 2–14. Composite Video Output (With 7.5 IRE, 8-Bit Output)

NOTE: 75- Ω doubly terminated load, V_{ref} = 1.235 V, R_{SET} = 523 Ω . RS343A-levels and tolerances are assumed on all levels.

2.16 Register Definitions

2.16.1 General-Control Register (Index: 0x1D, Access: R/W, Default: 0x00)

The general-control register definition is listed in Table 2–23.

Table 2–23. General-Control Register

BIT NAME	VALUES	DESCRIPTION					
GCR7	0	Reserved					
GCR6	0: Disable (default)	Overscan enable. Specifies whether to enable the user-defined overscan					
GCRO	1: Enable	screen border.					
GCR5	0: Disable (default)	Sync enable. This bit specifies whether sync information is to be output onto					
GCK5	1: Enable	IOG.					
GCR4	0: 0 IRE (default)	Pedestal control. This bit specifies whether a 0 or 7.5 IRE blanking pedestal					
GCR4	1: 7.5 IRE	is to be generated on the video outputs.					
GCR3	0: Little-endian (default)	Little-endian/big-endian select. Selects either little- or big-endian format for the					
GCK3	1: Big-endian	pixel-bus interface.					
GCR2	0	Reserved					
GCR1	0: Do not invert (default)	VSYNCOUT output polarity.					
GCK1	1: Invert	V3TNCOOT output polanty.					
GCR0	0: Do not invert (default)	HSVNCOLIT output polarity					
GCKU	1: Invert (high)	HSYNCOUT output polarity.					

2.16.2 Miscellaneous-Control Register (Index: 0x1E, Access: R/W, Default: 0x00)

The miscellaneous-control register definition is listed in Table 2–24.

Table 2-24. Miscellaneous-Control Register

BIT NAME	VALUES	DESCRIPTION				
MSC7	0	Reserved				
MSC6	0	Reserved				
MSC5	0: Palette RAM (default)	Palette bypass bit. This bit selects between the color palette RAM and the direct-color pipeline delay for the input to the DACs. When the palette RAM is selected, the data can be from the VGA port or from the pixel port as pseudo-color, true-color, or overlay data. MSC5 is logically ORed with the color key switching				
	1: Palette Bypass	function. The color-key switching function defaults to palette bypass. MSC5 then be used to select between palette RAM when logic 0, and palette byp when logic 1.				
MSC4	0	Reserved				
MSC3	0: 6-bit (default)	8- or 6-bit operation bit. This bit selects the DAC resolution and the number of bits				
IVISCS	1: 8-bit	used for each color in each palette RAM.				
MSC2	0	Reserved				
MSC1	0	Reserved				
MSC0	0: Disable (default)	DAC nower down. If not to logic 1, the DACs nower down				
IVISCU	1: Enable	DAC power down. If set to logic 1, the DACs power down.				

2.16.3 Indirect Cursor-Control Register (Index: 0x06, Access: R/W, Default: 0x00)

The indirect cursor-control register is accessed via the indirect register map. This register provides for enabling and disabling the cursor and other cursor controls. The cursor mode select may also be controlled using the direct cursor control register. The indirect cursor-control register definition is listed in Table 2–25.

Table 2-25. Indirect Cursor-Control Register

BIT NAME	VALUES	DESCRIPTION				
CCR7	0: Use indirect CCR (default)	Cursor-control register select. This selects which cursor control register is used (direct or indirect). The video BIOS must initialize this bit to logic 1 for				
	1: Use direct CCR	driver software that uses the direct cursor control register.				
CCR6	0: Normal (default)	ODD/EVEN sense invert. When CCR6 is logic 0, the field indicator ODD/EVEN used by the hardware cursor in interlaced display mode, is logic 1 for the odd				
CCKO	1: Invert	field and is logic 0 for the even field. When CCR6 is logic 1, the polarity of ODD/EVEN is the opposite.				
CODE	0: Disable (default)	Enable interlaced cursor. When CCR5 is logic 1, interlaced cursor operation is enabled. During interlaced cursor operation, the ODD/EVEN terminal				
CCR5	1: Enable	indicates the odd or even field, with the sense determined by CCR6.				
CCR4	0: 2048 pixels (default)	Vertical blank detection method. Vertical blank is detected using only the blank signal. The logic detects when there has been either 2048 or 4096 consecutive				
	1: 4096 pixels	dot clocks between rising edges BLANK.				
CCR3, CCR2	00: (default)	Cursor RAM address bits 9 and 8. CCR3 is bit 9 and CCR2 is bit 8. These are used with the lower 8 bits of the cursor RAM address supplied by the cursor RAM address register in the direct register map.				
	00: Cursor off (default)					
CCR1, CCR0	01: Three color cursor	Cursor mode select. Used to disable the cursor and to select the format used to interpret the information stored in the cursor RAM when displaying the				
	10: XGA cursor	cursor. See Table 2–22.				
	11: X-windows cursor					

2.16.4 Direct Cursor-Control Register (Direct Register: 1001, Access: R/W, Default: 0x00)

The direct cursor control register is accessed via the direct register map. This register provides an alternate means of enabling and disabling the cursor and selecting the cursor mode. This register is provided for compatibility with currently available software drivers. The direct cursor-control register definition is listed in Table 2–26.

Table 2-26. Direct Cursor-Control Register

BIT NAME	VALUES	DESCRIPTION
DCC7-DCC2	000000	Reserved
	00: Cursor off (default)	
DCC1, DCC0	01: Three color cursor	Cursor mode select. Used to disable the cursor and to select the format used to interpret the information stored in the cursor RAM when displaying the
	10: XGA cursor	cursor. See Table 2–22.
	11: X-windows cursor	

2.16.5 Cursor-Position (x, y) Registers (Direct Register: 1100-1111, Access: R/W, Default: Uninitialized)

These registers are used to specify the (x,y) coordinate of the lower right corner of the cursor. All registers are uninitialized and may be written to or read from by the MPU at any time.

		CURSOR-POSITION X MSB								CU	RSOF	R-POS	SITIO	NXL	.SB	
Data Bit	D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0
X Position	0	0	0	0	X11	X10	Х9	X8	X7	Х6	X5	X4	ХЗ	X2	X1	X0

Direct register 1101

Direct register 1100

		CURSOR-POSITION Y MSB								CU	RSOF	R-POS	SITIO	ΝΥL	.SB	
Data Bit	D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0
Y Position	0	0	0	0	Y11	Y10	Y9	Y8	Y7	Y6	Y5	Y4	Y3	Y2	Y1	Y0

Direct register 1111

Direct register 1110

The cursor-position X and Y values to be written are calculated as follows:

CPx = desired display screen x position for upper left corner of cursor + 0x40

CPy = desired display screen y position for upper left corner of cursor + 0x40

Values from 0 to 4095 (0xFFF) can be written into the cursor-position X and Y registers. The values written into the cursor-position X and Y registers are the screen coordinates for the lower right corner of the cursor. If zero is written to either the CPx or CPy registers, the cursor is positioned off screen. See Section 2.9.2.

2.16.6 Latch-Control Register (Index: 0x0F, Access: R/W, Default: 0x06)

The latch-control register definition is listed in Table 2–27.

Table 2-27. Latch-Control Register

BIT NAME	VALUES	DESCRIPTION
LCR7, LCR6	00	Reserved
	0x06	All modes except packed-24
	0x07	4:3, 8:3, and 16:3 packed-24
	0x07	5:1 packed-24
LCR5-LCR0	0x07	5:2 packed-24
LCR3-LCR0	0x07	5:4 packed-24, ×1 horizontal zoom
	0x07	5:4 packed-24, ×2 horizontal zoom
	0x07	5:4 packed-24, ×4 horizontal zoom
	0x07	5:4 packed-24, ×8 horizontal zoom

2.16.7 Color-Key Control Register (Index: 0x38, Access: R/W, Default: 0x00)

The color-key control register definition is listed in Table 2–28.

Table 2-28. Color-Key Control Register

BIT NAME	VALUES	DESCRIPTION					
	000: 1× zoom						
	001: 2× zoom	Horizontal zoom factor. When other than 1× zoom is selected, the internal pixel multiplier is configured such that it loads pixel data at a reduced rate. Also, the					
CKC7-CKC5	010: 4× zoom	RCLK frequency must be modified to facilitate the new reduced rate. The new					
CKC7-CKC5	011: 8× zoom	RCLK frequency should be chosen as the old RCLK frequency divided by the					
	100: 16× zoom	zoom factor. The horizontal zoom function applies only to the pixel port (P127–P0) data. VGA data cannot be zoomed.					
	101: 32× zoom	(1.12) To y data. Vo / t data callifor bo 2001110a.					
CKC4	0: True function (default)	Color-key select. Complementary function bit. See the equation in Section 2.10.					
	1: Complementary						
0: Disable compare (default)		Blue-compare enable. This is used to enable or disable the direct-color blue field comparison. See the equation in Section 2.10.					
	1: Enable compare						
CKC2	0: Disable compare (default)	Green-compare enable. This is used to enable or disable the direct-color green field comparison. See the equation in Section 2.10.					
	1: Enable compare						
CKC1	0: Disable compare (default)	Red-compare enable. This is used to enable or disable the direct-color red field comparison. See the equation in Section 2.10.					
	1: Enable compare	<u> </u>					
0: Disable compare (default)		Overlay compare enable. This is used to enable or disable the overlay field comparison. See the equation in Section 2.10.					
	1: Enable compare						

2.16.8 Color-Key (Overlay, Red, Green, Blue) Registers (Index: 0x30-0x37, Access: R/W, Default: Uninitialized)

These registers are used to specify the color comparison ranges for the four direct-color data fields when performing color-key switching. A low and a high register are provided for each of the four data fields to facilitate the range comparison. See Section 2.10 for more details on their usage. There are eight registers total, two for each color. The formats for both low and high registers are shown below. Values 0 to 0xFF may be written into the four color key low and four color key high registers.

		COLOR-KEY LOW										
Data Bit	D7	D6	D5	D4	D3	D2	D1	D0				
Low Value	L7	L6	L5	L4	L3	L2	L1	L0				

Index = 0x30, 0x32, 0x34, and 0x36

		COLOR-KEY HIGH									
Data Bit	D7	D6	D5	D4	D3	D2	D1	D0			
High Value	H7	H6	H5	H4	H3	H2	H1	H0			

Index = 0x31, 0x33, 0x35, and 0x37

2.16.9 CRC Remainder LSB and MSB Registers (Index: 0x3C-0x3D, Access: Read Only, Default: Uninitialized)

These registers are used to read the result of the 16-bit CRC calculation (see Section 2.13.1). They are not initialized and can be read by the MPU at any time. The CRC is updated when two consecutive HSYNC pulses are detected while BLANK is active (vertical retrace). The CRC is only calculated on the active screen area, i.e., active blank stops the calculation. One complete vertical screen must be completed to generate a valid CRC.

				CRC N	ISB							D4 D3 D2 D1				
Data Bit	D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0
CRC Remainder	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0

Index = 0x3D

Index = 0x3C

2.16.10 CRC Bit Select Register (Index: 0x3E, Access: Write Only, Default: Uninitialized)

This write-only register is used to specify which of the 24 DAC data lines the 16-bit CRC should be calculated on (see Section 2.13.1). The register is not initialized and can be written to by the MPU at any time. The CRC bit select register data format is shown below. Values from 0 to 23 (0x17) may be written into the register to select the appropriate data line.

Table 2-29. CRC Bit Select Register

BIT NAME	VALUES	DESCRIPTION
BSR7-BSR5	000	Reserved
	0x00-0x07: red0-red7	
BSR4-BSR0	0x08-0x0F: green0-green7	CRC control code. Selects one of the 24 DAC input lines as the input to the CRC calculation.
	0x10-0x17: blue0-blue7	to the one diodiction.

3 Electrical Characteristics

3.1 Absolute Maximum Ratings Over Operating Free-Air Temperature Range (unless otherwise noted)[†]

Supply voltage, V _{DD} (see Note 1) 7 V
Input voltage range, V _I
Analog output short-circuit duration to any power supply or common unlimited
Operating free-air temperature range, T _A 0°C to 70°C
Storage temperature range –65°C to 150°C
Junction temperature
Case temperature for 10 seconds: PCA and MEP packages 260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds 260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

3.2 Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
Supply voltages, AV _{DD,} DV _{DD}	4.75	5	5.25	V
Reference voltage, V _{ref}	1.15	1.235	1.26	V
High-level input voltage, VIH	2.4		V _{DD} +0.5	V
Low-level input voltage, V _{IL}			0.8	V
Output load resistance, R _L		37.5		Ω
FS ADJUST resistor, R _{SET}		523		Ω
XTAL1/XTAL2 crystal frequency		14.31818		MHz
Operating free-air temperature, T _A	0		70	°C

3.3 Electrical Characteristics

	PARAMI	ETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT		
Vон	High-level output voltage		I _{OH} = -800 μA	2.4			V		
	Low-level output	D(7–0), RCLK, SENSE, PCLKOUT, MCLK	I _{OL} = 3.2 mA			0.4	V		
VOL	voltage	HSYNCOUT, VSYNCOUT	I _{OL} = 15 mA			0.4	V		
		SCLK	I _{OL} = 18 mA			0.4			
ΙΗ	High-level input current	TTL inputs	V _I = 2 V			1	μΑ		
Ι _Ι L	Low-level input current	TTL inputs	V _I = 0.8 V			-1	μΑ		
		TVP3030-175				600			
I _{DD}	Supply current	TVP3030-220				650	mA		
		TVP3030-250				700			
loz	High-impedance-state or				10	μΑ			
Ci	Input capacitance	TTL inputs	f = 1 MHz, V _I = 2 V		4	·	pF		

[†] All typical values are at $V_{DD} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

3.4 Operating Characteristics

	PARAMETER		TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT	
	Decelution (seek DAC	`	8-bit mode			8		h:to	
	Resolution (each DAC)	6-bit mode			6		bits	
F.	End-point linearity erro	r	8-bit mode				1	1.00	
EL	(each DAC)		6-bit mode				1/4	LSB	
	Differential linearity err	or	8-bit mode				1	1.05	
ED	(each DAC)		6-bit mode				1/4	LSB	
	Gray scale error		-				5%		
			White level re	lative to blank	17.69	19.05	20.4	mA	
			White level re (7.5 IRE only	elative to black)	16.74	17.62	18.5	mA	
			Black level re (7.5 IRE only	lative to blank)	1.44	1.9	mA		
	Output ourropt (oco No	sto 2)	Blank level or	n IOR, IOB	0	5	50	μΑ	
	Output current (see No	ne s)	Blank level or (with SYNC e		6.29	7.6	8.96	mA	
			Sync level on IOG (with SYNC enabled)			50	μΑ		
			One LSB (8/6	One LSB (8/6 high)				μΑ	
			One LSB (8/6	One LSB (8/6 low)				μΑ	
	DAC-to-DAC matching	1				2%	5%		
	DAC-to-DAC crosstalk					-20		dB	
	Output compliance				-1		1.2	V	
	Voltage reference outp	ut voltage			1.15	1.235	1.26	V	
	Output impedance					50		kΩ	
	Output capacitance		f = 1 MHz,	$I_{OUT} = 0$		13		pF	
	Sense voltage referen	ce			300	350	400	mV	
	Clock and data feedthr	ough				-20		dB	
	Glitch area (see Note 4) Pipeline delay, VGA port					50		pV-s	
						17		DOTCLK periods	
	Pipeline delay, pixel port							DOTCLK periods	
	Pixel clock PLL,	Lock time				5		ms	
	MCLK PLL	Jitter				±200		ps	

NOTES: 3. Test conditions for RS343-A video signals (unless otherwise specified): "Recommended Operating Conditions", using external voltage reference $V_{ref} = 1.235 \text{ V}$, $R_{SET} = 523 \Omega$. When using the internal voltage reference, RSET may need to be adjusted in order to meet these limits.

4. Glitch area does not include clock and data feedthrough. The – 3-dB test bandwidth is twice the clock rate.

3.5 Timing Requirements (see Note 5)

	-			3030 75	TVP:		TVP:		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
	DOTCLK frequency			175		220		250	MHz
	Pixel clock PLL	Internal frequency		175		220		250	MHz
	FIXEI CIOCK FLL	PCLKOUT frequency		110		110		110	MHz
	MCLK PLL frequency			100		100		100	MHz
	VCO frequency, pixel clock PL loop clock PLL	L, MCLK PLL, and	110	220	110	220	110	250	MHz
	CLK0 frequency for VGA mod	e 2		85		85		85	MHz
t _{cyc}	Clock cycle time	TTL	7.1		7.1		7.1		ns
t _{d4}	Delay time, RCLK to LCLK (se	ee Note 6)		0.5		0.5		0.5	RCLK periods
t _{su1}	Setup time, RS(3-0) valid bef	ore RD or WR↓	10		10		10		ns
t _{h1}	Hold time, RS(3-0) valid after	RD or WR↓	10		10		10		ns
t _{su2}	Setup time, D(7-0) valid before	e WR↑	35		35		35		ns
t _{h2}	Hold time, D(7-0) valid after \overline{V}	0		0		0		ns	
t _{su3}	Setup time, VGA(7−0) and VCVGABL valid before CLK0↑	2		2		2		ns	
th3	Hold time, VGA(7−0) and VGABL valid after CLK0↑	AHS, VGAVS, and	2		2		2		ns
t _{su4}	Setup time, P(127−0), VGA(7 before LCLK↑	-0), and PSEL valid	2		2		2		ns
t _{h4}	Hold time, P(127-0), VGA(7-after LCLK↑	0), and PSEL valid	1		1		1		ns
t _{su5}	Setup time, SYSHS, SYSVS, LCLK↑	and OVS valid before	2		2		2		ns
t _{h5}	Hold time, SYSHS, SYSVS, at LCLK↑	1		1		1		ns	
t _{su6}	Setup time, SYSBL valid before	3		3		3		ns	
th6	Hold time, SYSBL valid after LCLK↑				2		2		ns
t _{w1}	Pulse duration, RD or WR low		50		50		50		ns
t _{w2}	Pulse duration, RD or WR high	າ	30		30		30		ns
t _{w3}	Pulse duration, clock high	TTL	3		2		2		ns
t _{w4}	Pulse duration, clock low	TTL	3		2		2		ns

NOTES: 5. TTL input signals are 0 to 3 V with less than 3 ns rise/fall time between the 10% and 90% levels unless otherwise specified. For input and output signals, timing reference points are at the 10% and 90% signal levels. Analog output loads are less than 10 pF. D7 – D0 output loads are less than 50 pF. All other output loads are less than 50 pF unless otherwise specified.

^{6.} This parameter only applies when SCLK is used as the VRAM shift clock. When SCLK is not used, the delay may be as much as is required by system logic (assuming the loop clock PLL is used to compensate for the system delay).

3.6 Switching Characteristics

	DADAMETED	TVF	23030-	175	TVF	23030-2	220	TVF	23030-2	250	UNIT
	PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII
	SCLK/RCLK frequency (see Note 7)			85			85			85	MHz
t _{en1}	Enable time, RD low to D(7-0) valid			40			40			40	ns
^t dis1	Disable time, \overline{RD} high to D(7-0) disabled			17			17			17	ns
t _{v1}	Valid time, D(7-0) valid after RD high	5			5			5			ns
^t d1	Delay time, RD low to D(7-0) starting to turn on	5			5			5			ns
^t d2	Delay time, CLK0 to DOTCLK (internal signal) high/low		7			7			7		ns
t _{d3}	Delay time, SCLK high/low to RCLK high/low (see Notes 8, 9, and 10)	1	2	4	1	2	4	1	2	4	ns
t _{d6}	Analog output settling time (see Note 11)		5			5			4		ns
t _r	Analog output rise time (see Note 12)		2			2			2		ns
	Analog output skew	0		2	0		2	0		2	ns

NOTES: 7. SCLK can drive an output capacitive load up to 60 pF. The worst-case transition time between the 10% and 90% levels is less than 4 ns (typical 3 ns). RCLK can drive output capacitive loads up to 15 pF, with worst case transition times between 10% and 90% levels less than 4 ns (typical 3 ns).

- 8. The SCLK delay time to RCLK depends on the load that the signals drive. This parameter is measured with an RCLK load of 15 pF and SCLK load of 60 pF.
- In SCLK mode, RCLK is delayed from SCLK in such a way that when RCLK is connected to LCLK, the VRAM serial output hold time is used.
- 10. This parameter applies when SCLK is used.
- 11. Measured from 50% point of full scale transition to output settling, within \pm 1 LSB (settling time does not include clock and data feedthrough).
- 12. Measured between 10% and 90% of full scale transition.

3.7 Timing Diagrams




Figure 3–1. MPU Interface Timing




Figure 3-2. Video Input/Output Timing

Appendix A Frequency Synthesis PLL Register Settings

Table A–1 provides a listing of all possible frequency settings that may be used by the pixel clock PLL for frequency synthesis using the common 14.31818 MHz crystal. The same register settings may be used for the MCLK PLL provided that the MCLK maximum frequency of 100 MHz is not exceeded. The constraints used to generate the table include limits for the VCO frequency and limits for the N-register value.

PLL Architecture — TVP3030
Reference Frequency (MHz) — 14.318180
Minimum VCO Frequency (MHz) — 110.000000
Maximum VCO Frequency (MHz) — 220.000000
Minimum N-Register Value (dec) — 40
Maximum N-Register Value (dec) — 63

Table A-1. PLL Register Settings for 14.31818 MHz Reference

OUTPUT	vco	NREG	MREG	PREG
14.32	114.55	FE	3E	В3
14.89	119.13	E8	27	В3
14.91	119.32	E9	28	В3
14.94	119.53	EA	29	В3
14.97	119.75	EB	2A	В3
15.00	120.00	EC	2B	В3
15.03	120.27	ED	2C	В3
15.07	120.57	EE	2D	В3
15.11	120.91	EF	2E	В3
15.16	121.28	F0	2F	В3
15.21	121.70	F1	30	В3
15.27	122.18	F2	31	В3
15.34	122.73	F3	32	В3
15.42	123.36	F4	33	В3
15.46	123.71	E8	26	В3
15.51	124.09	F5	34	В3
15.56	124.51	EA	28	В3
15.62	124.96	F6	35	В3
15.68	125.45	EC	2A	В3
15.75	126.00	F7	36	В3
15.83	126.60	EE	2C	В3
15.91	127.27	F8	37	В3
16.00	128.02	F0	2E	В3

Table A-1. PLL Register Settings for 14.31818 MHz Reference (Continued)

OUTPUT	vco	NREG	MREG	PREG
16.04	128.29	E8	25	В3
16.11	128.86	F9	38	В3
16.19	129.49	EA	27	В3
16.23	129.82	F2	30	В3
16.27	130.17	FB	28	В3
16.36	130.91	FA	39	В3
16.47	131.73	FD	2A	В3
16.52	132.17	F4	32	В3
16.58	132.63	FE	2B	В3
16.61	132.87	E8	24	В3
16.70	133.64	FB	3A	В3
16.81	134.47	EA	26	В3
16.84	134.76	F0	2D	В3
16.92	135.37	F6	34	В3
17.00	136.02	E1	2E	В3
17.05	136.36	FC	28	В3
17.18	137.45	FC	3B	В3
17.30	138.41	E9	24	В3
17.33	138.66	EE	2A	В3
17.39	139.09	F3	30	В3
17.43	139.45	EA	25	В3
17.50	140.00	F8	36	В3
17.57	140.58	EB	26	В3
17.62	140.98	F4	31	В3
17.69	141.50	F0	2C	В3
17.73	141.82	EC	27	В3
17.75	142.04	E8	22	В3
17.90	143.18	FD	3C	В3
18.05	144.43	EA	24	В3
18.09	144.69	EE	29	В3
18.14	145.09	F2	2E	В3
18.22	145.79	F6	33	В3
18.30	146.36	EF	2A	В3
18.33	146.62	E8	21	В3
18.41	147.27	FA	38	В3
18.49	147.95	E9	22	В3
18.53	148.24	F0	2B	В3
18.61	148.91	F7	34	В3

Table A-1. PLL Register Settings for 14.31818 MHz Reference (Continued)

OUTPUT	vco	NREG	MREG	PREG
18.68	149.41	EA	23	В3
18.72	149.79	F4	30	В3
18.79	150.34	F1	2C	В3
18.84	150.72	EE	28	В3
18.87	150.99	EB	24	В3
18.90	151.20	E8	20	В3
19.09	152.73	FE	3D	В3
19.30	154.39	EA	22	В3
19.33	154.64	ED	26	В3
19.37	154.97	F0	2A	В3
19.43	155.45	F3	2E	В3
19.47	155.78	E8	1F	В3
19.52	156.20	F6	32	В3
19.59	156.75	EE	27	В3
19.69	157.50	F9	36	В3
19.77	158.18	EC	24	В3
19.83	158.60	F4	2F	В3
19.89	159.09	EF	28	В3
19.92	159.37	EA	21	В3
20.05	160.36	FC	3A	В3
20.18	161.40	EB	22	В3
20.21	161.71	F0	29	В3
20.28	162.27	F5	30	В3
20.35	162.78	EE	26	В3
20.45	163.64	FA	37	В3
20.54	164.35	EA	20	В3
20.58	164.66	F1	2A	В3
20.62	164.95	E8	1D	В3
20.68	165.45	F8	34	В3
20.76	166.09	ED	24	В3
20.83	166.61	F6	31	В3
20.88	167.05	E9	1E	В3
20.93	167.41	F4	2E	В3
21.00	168.00	F2	2B	В3
21.06	168.45	F0	28	В3
21.10	168.80	EE	25	В3
21.14	169.09	EC	22	В3
21.17	169.33	EA	1F	В3
21.19	169.53	E8	1C	В3

Table A-1. PLL Register Settings for 14.31818 MHz Reference (Continued)

OUTPUT	vco	NREG	MREG	PREG
21.48	171.82	Bd	3B	B3
21.76	174.11	E8	1B	B3
21.79	174.31	EA	1E	B3
21.82	174.55	EC	21	B3
21.85	174.83	EE	24	B3
21.90	175.19	F0	27	B3
21.95	175.64	F2	2A	B3
22.03	176.22	F4	2D	B3
22.07	176.59	E9	1C	B3
22.13	177.02	F6	30	B3
22.19	177.55	ED	22	B3
22.27	178.18	F8	33	B3
22.34	178.69	E8	1A	В3
22.37	178.98	F1	28	B3
22.41	179.29	EA	1D	B3
22.50	180.00	FA	36	B3
22.61	180.86	EE	23	В3
22.67	181.36	F5	2E	B3
22.74	181.93	F0	26	В3
22.78	182.23	EB	1E	В3
22.91	183.27	FC	39	В3
23.03	184.27	EA	1C	В3
23.07	184.55	EF	24	В3
23.13	185.03	F4	2C	В3
23.18	185.45	EC	1F	В3
23.27	186.14	F9	34	В3
23.36	186.89	EE	22	В3
23.43	187.44	F6	2F	В3
23.48	187.85	E8	18	В3
23.52	188.18	F3	2A	В3
23.58	188.66	B0	25	В3
23.62	189.00	ED	20	В3
23.66	189.25	EA	1B	В3
23.86	190.91	FE	3C	В3
24.05	192.44	E8	17	В3
24.08	192.64	EB	1C	В3
24.11	192.92	EE	21	В3
24.16	193.30	F1	26	В3
24.23	193.85	F4	2B	В3

Table A-1. PLL Register Settings for 14.31818 MHz Reference (Continued)

OUTPUT	vco	NREG	MREG	PREG
24.28	194.23	EA	1A	В3
24.34	194.73	F7	30	В3
24.43	195.40	F0	24	В3
24.46	195.68	E9	18	В3
24.55	196.36	FA	35	В3
24.63	197.02	E8	16	В3
24.66	197.27	EF	22	В3
24.73	197.85	F6	2E	В3
24.82	198.55	F2	27	В3
24.87	198.95	EE	20	В3
24.90	199.21	EA	19	В3
25.06	200.45	FD	3A	В3
25.20	201.60	E8	15	В3
25.23	201.82	EC	1C	В3
25.27	202.14	F0	23	В3
25.33	202.66	F4	2A	В3
25.38	203.06	EB	1A	В3
25.45	203.64	B8	31	В3
25.52	204.19	EA	18	В3
25.57	204.55	F3	28	В3
25.62	204.98	EE	1F	В3
25.65	205.23	A9	16	В3
25.77	206.18	BC	38	В3
25.91	207.27	EC	1B	В3
25.95	207.61	F1	24	B3
26.03	208.26	F6	2D	В3
26.11	208.88	F0	22	В3
26.15	209.17	EA	17	В3
26.25	210.00	FB	36	В3
26.35	210.76	E8	13	В3
26.38	211.00	EE	1E	В3
26.43	211.47	F4	29	В3
26.49	211.91	ED	1C	В3
26.59	212.73	BA	34	В3
26.68	213.47	EB	18	В3
26.73	213.82	F2	25	В3
26.77	214.15	EA	16	В3
26.85	214.77	F9	32	В3
26.92	215.35	E8	12	В3
26.95	215.61	F0	21	В3

Table A-1. PLL Register Settings for 14.31818 MHz Reference (Continued)

OUTPUT	vco	NREG	MREG	PREG
27.05	216.36	F8	30	B3
27.13	217.03	EE	1D	B3
27.10	217.64	F7	2E	B3
27.27	218.18	EC EC	19	B3
27.33	218.68	F6	2C	B3
27.39	219.13	EA	15	B3
27.44	219.15	F5	2A	B3
27.49	219.93	E8	11	B3
28.64	114.55	FE	3E	B2
29.78	119.13	E8	27	B2
29.83	119.13	E9	28	B2
29.88	119.52	EA	29	B2
29.88	119.75	EB	29 2A	B2
30.00	120.00	EC	2A 2B	B2
30.00	120.00	ED	2C	B2
30.07		EE	2D	B2
30.14	120.57 120.91	EF	2E	B2
30.23	120.91	F0	2F	B2
30.43	121.70	F1	30	B2
30.43	121.70	F2	31	B2
30.68	122.73	F3	32	B2
30.84	123.36	F4	33	B2
30.93	123.71	E8	26	B2
31.02	124.09	F5	34	B2
31.13	124.51	EA	28	B2
31.24	124.96	F6	35	B2
31.36	125.45	EC	2A	B2
31.50	126.00	F7	36	B2
31.65	126.60	EE	2C	B2
31.82	127.27	F8	37	B2
32.01	128.02	F0	2E	B2
32.07	128.29	E8	25	B2
32.22	128.86	F9	38	B2
32.37	129.49	EA	27	B2
32.45	129.82	F2	30	B2
32.54	130.17	EB	28	B2
32.73	130.91	FA	39	B2
32.93	131.73	ED	2A	B2
33.04	132.17	F4	32	B2
33.16	132.63	EE	2B	B2

Table A-1. PLL Register Settings for 14.31818 MHz Reference (Continued)

OUTPUT	vco	NREG	MREG	PREG
33.22	132.87	E8	24	B2
33.41	133.64	FB	3A	B2
33.62	134.47	EA	26	B2
33.69	134.76	F0	2D	B2
33.84	135.37	F6	34	B2
34.01	136.02	F1	2E	B2
34.09	136.36	EC	28	B2
34.36	137.45	FC	3B	B2
34.60	138.41	E9	24	B2
34.67	138.66	EE	2A	B2
34.77	139.09	F3	30	B2
34.86	139.45	EA	25	B2
35.00	140.00	F8	36	B2
35.14	140.58	EB	26	B2
35.24	140.98	F4	31	B2
35.37	141.50	F0	2C	B2
35.45	141.82	EC	27	B2
35.51	142.04	E8	22	B2
35.80	143.18	FD	3C	B2
36.11	144.43	EA	24	B2
36.17	144.69	EE	29	B2
36.27	145.09	F2	2E	B2
36.45	145.79	F6	33	B2
36.59	146.36	EF	2A	B2
36.65	146.62	E8	21	B2
36.82	147.27	FA	38	B2
36.99	147.95	E9	22	B2
37.06	148.24	F0	2B	B2
37.23	148.91	F7	34	B2
37.35	149.41	EA	23	B2
37.45	149.79	F4	30	B2
37.59	150.34	F1	2C	B2
37.68	150.72	EE	28	B2
37.75	150.99	EB	24	B2
37.80	151.20	E8	20	B2
38.18	152.73	FE	3D	B2
38.60	154.39	EA	22	B2
38.66	154.64	ED	26	B2
38.74	154.97	F0	2A	B2
38.86	155.45	F3	2E	B2

Table A-1. PLL Register Settings for 14.31818 MHz Reference (Continued)

OUTPUT	vco	NREG	MREG	PREG
38.95	155.78	E8	1F	B2
39.05	156.20	F6	32	B2
39.19	156.75	EE	27	B2
39.37	157.50	F9	36	B2
39.55	158.18	EC	24	B2
39.65	158.60	F4	2F	B2
39.77	159.09	EF	28	B2
39.84	159.03	EA	21	B2
40.09	160.36	FC	3A	B2
40.35	161.40	EB	22	B2
40.43	161.71	F0	29	B2
40.43	162.27	F5	30	B2
40.69	162.78	EE	26	B2
40.69	163.64	FA	37	B2
41.09	164.35	EA	20	B2
41.16		F1	20 2A	
41.16	164.66 164.95	E8	1D	B2 B2
41.36	165.45	F8	34	B2
41.52	166.09	ED	24	B2
41.65	166.61	F6	31	B2
41.76	167.05	E9	1E	B2
41.85	167.03	F4	2E	B2
42.00	168.00	F2	2B	B2
42.11	168.45	F0	28	B2
42.20	168.80	EE	25	B2
42.27	169.09	EC	22	B2
42.33	169.33	EA	1F	B2
42.38	169.53	E8	1C	B2
42.95	171.82	FD	3B	B2
43.53	174.11	E8	1B	B2
43.58	174.31	EA	1E	B2
43.64	174.55	EC	21	B2
43.71	174.83	EE	24	B2
43.80	175.19	F0	27	B2
43.91	175.64	F2	2A	B2
44.06	176.22	F4	2D	B2
44.15	176.59	E9	1C	B2
44.26	177.02	F6	30	B2
44.39	177.55	ED	22	B2
44.55	178.18	F8	33	B2
	27.70			_

Table A–1. PLL Register Settings for 14.31818 MHz Reference (Continued)

OUTPUT	vco	NREG	MREG	PREG
44.67	178.69	E8	1A	B2
44.74	178.98	F1	28	B2
44.82	179.29	EA	1D	B2
45.00	180.00	FA	36	B2
45.22	180.86	EE	23	B2
45.34	181.36	F5	2E	B2
45.48	181.93	F0	26	B2
45.56	182.23	EB	1E	B2
45.82	183.27	FC	39	B2
46.07	184.27	EA	1C	B2
46.14	184.55	EF	24	B2
46.26	185.03	F4	2C	B2
46.36	185.45	EC	1F	B2
46.53	186.14	F9	34	B2
46.72	186.89	EE	22	B2
46.86	187.44	F6	2F	B2
46.96	187.85	E8	18	B2
47.05	188.18	F3	2A	B2
47.17	188.66	F0	25	B2
47.25	189.00	ED	20	B2
47.31	189.25	EA	1B	B2
47.73	190.91	FE	3C	B2
48.11	192.44	E8	17	B2
48.16	192.64	EB	1C	B2
48.23	192.92	EE	21	B2
48.32	193.30	F1	26	B2
48.46	193.85	F4	2B	B2
48.56	194.23	EA	1A	B2
48.68	194.73	F7	30	B2
48.85	195.40	F0	24	B2
48.92	195.68	E9	18	B2
49.09	196.36	FA	35	B2
49.25	197.02	E8	16	B2
49.32	197.27	EF	22	B2
49.46	197.85	F6	2E	B2
49.64	198.55	F2	27	B2
49.74	198.95	EE	20	B2
49.80	199.21	EA	19	B2
50.11	200.45	FD	ЗА	B2
50.40	201.60	E8	15	B2

Table A-1. PLL Register Settings for 14.31818 MHz Reference (Continued)

OUTPUT	vco	NREG	MREG	PREG
				-
50.45	201.82	EC F0	1C 23	B2
	202.14	F4		B2
50.66	202.66		2A	B2
50.76	203.06	EB	1A	B2
50.91	203.64	F8	31	B2
51.05	204.19	EA	18	B2
51.14	204.55	F3	28	B2
51.24	204.98	EE	1F	B2
51.31	205.23	E9	16	B2
51.55	206.18	FC	38	B2
51.82	207.27	EC	1B	B2
51.90	207.61	F1	24	B2
52.07	208.26	F6	2D	B2
52.22	208.88	F0	22	B2
52.29	209.17	EA	17	B2
52.50	210.00	FB	36	B2
52.69	210.76	E8	13	B2
52.75	211.00	EE	1E	B2
52.87	211.47	F4	29	B2
52.98	211.91	ED	1C	B2
53.18	212.73	FA	34	B2
53.37	213.47	EB	18	B2
53.45	213.82	F2	25	B2
53.54	214.15	EA	16	B2
53.69	214.77	F9	32	B2
53.84	215.35	E8	12	B2
53.90	215.61	F0	21	B2
54.09	216.36	F8	30	B2
54.26	217.03	EE	1D	B2
54.41	217.64	F7	2E	B2
54.55	218.18	EC	19	B2
54.67	218.68	F6	2C	B2
54.78	219.13	EA	15	B2
54.89	219.55	F5	2A	B2
54.98	219.93	E8	11	B2
57.27	114.55	FE	3E	B1
59.56	119.13	E8	27	B1
59.66	119.32	E9	28	B1
59.76	119.53	EA	29	B1
59.88	119.75	EB	2A	B1

Table A-1. PLL Register Settings for 14.31818 MHz Reference (Continued)

CUITOUT	L voo	NDES	MDEG	DD=0
OUTPUT	VCO	NREG	MREG	PREG
60.00	120.00	EC	2B	B1
60.14	120.27	ED	2C	B1
60.29	120.57	EE	2D	B1
60.45	120.91	EF	2E	B1
60.64	121.28	F0	2F	B1
60.85	121.70	F1	30	B1
61.09	122.18	F2	31	B1
61.36	122.73	F3	32	B1
61.68	123.36	F4	33	B1
61.85	123.71	E8	26	B1
62.05	124.09	F5	34	B1
62.25	124.51	EA	28	B1
62.48	124.96	F6	35	B1
62.73	125.45	EC	2A	B1
63.00	126.00	F7	36	B1
63.30	126.60	EE	2C	B1
63.64	127.27	F8	37	B1
64.01	128.02	F0	2E	B1
64.15	128.29	E8	25	B1
64.43	128.86	F9	38	B1
64.74	129.49	EA	27	B1
64.91	129.82	F2	30	B1
65.08	130.17	EB	28	B1
65.45	130.91	FA	39	B1
65.86	131.73	ED	2A	B1
66.08	132.17	F4	32	B1
66.32	132.63	EE	2B	B1
66.44	132.87	E8	24	B1
66.82	133.64	FB	ЗА	B1
67.23	134.47	EA	26	B1
67.38	134.76	F0	2D	B1
67.69	135.37	F6	34	B1
68.01	136.02	F1	2E	B1
68.18	136.36	EC	28	B1
68.73	137.45	FC	3B	B1
69.20	138.41	E9	24	B1
69.33	138.66	EE	2A	B1
69.55	139.09	F3	30	B1
69.72	139.45	EA	25	B1
70.00	140.00	F8	36	B1
l			-	

Table A-1. PLL Register Settings for 14.31818 MHz Reference (Continued)

OUTPUT	vco	NREG	MREG	PREG
70.29	140.58	EB	26	B1
70.29	140.98	F4	31	B1
70.75	141.50	F0	2C	B1
70.73	141.82	EC	27	B1
71.02	142.04	E8	22	B1
71.59	143.18	FD	3C	B1
71.39	144.43	EA	24	B1
72.34	144.43	EE	29	B1
72.55	145.09	F2	2E	B1
72.89	145.79	F6	33	B1
73.18	146.36	EF	2A	B1
73.10	146.62	E8	21	B1
73.64	147.27	FA	38	B1
73.98	147.95	E9	22	B1
74.12	148.24	F0	2B	B1
74.45	148.91	F7	34	B1
74.70	149.41	EA	23	B1
74.90	149.79	F4	30	B1
75.17	150.34	F1	2C	B1
75.36	150.72	EE	28	B1
75.50	150.99	EB	24	B1
75.60	151.20	E8	20	B1
76.36	152.73	FE	3D	B1
77.19	154.39	EA	22	B1
77.32	154.64	ED	26	B1
77.49	154.97	F0	2A	B1
77.73	155.45	F3	2E	B1
77.89	155.78	E8	1F	B1
78.10	156.20	F6	32	B1
78.37	156.75	EE	27	B1
78.75	157.50	F9	36	B1
79.09	158.18	EC	24	B1
79.30	158.60	F4	2F	B1
79.55	159.09	EF	28	B1
79.68	159.37	EA	21	B1
80.18	160.36	FC	3A	B1
80.70	161.40	EB	22	B1
80.86	161.71	F0	29	B1
81.14	162.27	F5	30	B1
81.39	162.78	EE	26	B1

Table A-1. PLL Register Settings for 14.31818 MHz Reference (Continued)

OUTPUT	vco	NREG	MREG	PREG	
81.82	163.64	FA	37	B1	
82.17	164.35	EA	20	B1	
82.33	164.66	F1	2A	B1	
82.47	164.95	E8	1D	B1	
82.73	165.45	F8	34	B1	
83.05	166.09	ED	24	B1	
83.31	166.61	F6	31	B1	
83.52	167.05	E9	1E	B1	
83.71	167.41	F4	2E	B1	
84.00	168.00	F2	2B	B1	
84.22	168.45	F0	28	B1	
84.40	168.80	EE	25	B1	
84.55	169.09	EC	22	B1	
84.66	169.33	EA	1F	B1	
84.76	169.53	E8	1C	B1	
85.91	171.82	FD	3B	B1	
87.05	174.11	E8	1B	B1	
87.15	174.31	EA	1E	B1	
87.27	174.55	EC	21	B1	
87.42	174.83	EE	24	B1	
87.59	175.19	F0	27	B1	
87.82	175.64	F2	2A	B1	
88.11	176.22	F4	2D	B1	
88.30	176.59	E9	1C	B1	
88.51	177.02	F6	30	B1	
88.77	177.55	ED	22	B1	
89.09	178.18	F8	33	B1	
89.35	178.69	E8	1A	B1	
89.49	178.98	F1	28	B1	
89.64	179.29	EA	1D	B1	
90.00	180.00	FA	36	B1	
90.43	180.86	EE	23	B1	
90.68	181.36	F5	2E	B1	
90.96	181.93	F0	26	B1	
91.12	182.23	EB	1E	B1	
91.64	183.27	FC	39	B1	
92.13	184.27	EA	1C	B1	
92.27	184.55	EF	24	B1	
92.52	185.03	F4	2C	B1	
92.73	185.45	EC	1F	B1	

Table A-1. PLL Register Settings for 14.31818 MHz Reference (Continued)

OUTPUT	vco	NREG	PREG	
93.07	186.14	F9	MREG 34	B1
93.44	186.89	EE	22	B1
93.72	187.44	F6	2F	B1
93.93	187.85	E8	18	B1
94.09	188.18	F3	2A	B1
94.33	188.66	F0	25	B1
94.50	189.00	ED	20	B1
94.62	189.25	EA	1B	B1
95.45	190.91	FE	3C	B1
96.22	192.44	E8	17	B1
96.32	192.64	EB	1C	B1
96.46	192.92	EE	21	B1
96.65	193.30	F1	26	B1
96.92	193.85	F4	2B	B1
97.11	194.23	EA	1A	B1
97.36	194.73	F7	30	B1
97.70	195.40	F0	24	B1
97.84	195.68	E9	18	B1
98.18	196.36	FA	35	B1
98.51	197.02	E8	16	B1
98.64	197.27	EF	22	B1
98.93	197.85	F6	2E	B1
99.27	198.55	F2	27	B1
99.47	198.95	EE	20	B1
99.60	199.21	EA	19	B1
100.23	200.45	FD	3A	B1
100.80	201.60	E8	15	B1
100.91	201.82	EC	1C	B1
101.07	202.14	F0	23	B1
101.33	202.66	F4	2A	B1
101.53	203.06	EB	1A	B1
101.82	203.64	F8	31	B1
102.09	204.19	EA	18	B1
102.27	204.55	F3	28	B1
102.49	204.98	EE	1F	B1
102.61	205.23	E9	16	B1
103.09	206.18	FC	38	B1
103.64	207.27	EC	1B	B1
103.81	207.61	F1	24	B1
104.13	208.26	F6	2D	B1

Table A-1. PLL Register Settings for 14.31818 MHz Reference (Continued)

OUTPUT	vco	NREG	MREG	PREG
104.44	208.88	F0	22	B1
104.58	209.17	EA	17	B1
105.00	210.00	FB	36	B1
105.38	210.76	E8	13	B1
105.50	211.00	EE	1E	B1
105.73	211.47	F4	29	B1
105.95	211.91	ED	1C	B1
106.36	212.73	FA	34	B1
106.74	213.47	EB	18	B1
106.91	213.82	F2	25	B1
107.08	214.15	EA	16	B1
107.39	214.77	F9	32	B1
107.67	215.35	E8	12	B1
107.81	215.61	F0	21	B1
108.18	216.36	F8	30	B1
108.52	217.03	EE	1D	B1
108.82	217.64	F7	2E	B1
109.09	218.18	EC	19	B1
109.34	218.68	F6	2C	B1
109.57	219.13	EA	15	B1
109.77	219.55	F5	2A	B1
109.96	219.93	E8	11	B1
114.55	114.55	FE	3E	B0
119.13	119.13	E8	27	B0
119.32	119.32	E9	28	B0
119.53	119.53	EA	29	B0
119.75	119.75	EB	2A	B0
120.00	120.00	EC	2B	B0
120.27	120.27	ED	2C	B0
120.57	120.57	EE	2D	B0
120.91	120.91	EF	2E	B0
121.28	121.28	F0	2F	B0
121.70	121.70	F1	30	B0
122.18	122.18	F2	31	B0
122.73	122.73	F3	32	B0
123.36	123.36	F4	33	В0
123.71	123.71	E8	26	B0
124.09	124.09	F5	34	B0
124.51	124.51	EA	28	B0
124.96	124.96	F6	35	B0

Table A-1. PLL Register Settings for 14.31818 MHz Reference (Continued)

OUTPUT	vco	NREG	MREG	PREG
125.45	125.45	EC	2A	B0
126.00	126.00	F7	36	B0
126.60	126.60	EE	2C	B0
127.27	127.27	F8	37	B0
128.02	128.02	F0	2E	B0
128.29	128.29	E8	25	B0
128.86	128.86	F9	38	B0
129.49	129.49	EA	27	B0
129.82	129.82	F2	30	B0
130.17	130.17	EB	28	B0
130.91	130.91	FA	39	B0
131.73	131.73	ED	2A	B0
132.17	132.17	F4	32	B0
132.63	132.63	EE	2B	B0
132.87	132.87	E8	24	B0
133.64	133.64	FB	3A	B0
134.47	134.47	EA	26	B0
134.76	134.76	F0	2D	B0
135.37	135.37	F6	34	B0
136.02	136.02	F1	2E	B0
136.36	136.36	EC	28	B0
137.45	137.45	FC	3B	B0
138.41	138.41	E9	24	B0
138.66	138.66	EE	2A	B0
139.09	139.09	F3	30	B0
139.45	139.45	EA	25	B0
140.00	140.00	F8	36	B0
140.58	140.58	EB	26	B0
140.98	140.98	F4	31	B0
141.50	141.50	F0	2C	B0
141.82	141.82	EC	27	B0
142.04	142.04	E8	22	B0
143.18	143.18	FD	3C	B0
144.43	144.43	EA	24	B0
144.69	144.69	EE	29	B0
145.09	145.09	F2	2E	B0
145.79	145.79	F6	33	B0
146.36	146.36	EF	2A	B0
146.62	146.62	E8	21	B0

Table A-1. PLL Register Settings for 14.31818 MHz Reference (Continued)

OUTPUT	vco	NREG	MREG	PREG
147.27	147.27	FA	38	B0
147.95	147.95	E9	22	B0
148.24	148.24	F0	2B	B0
148.91	148.91	F7	34	B0
149.41	149.41	EA	23	B0
149.79	149.79	F4	30	B0
150.34	150.34	F1	2C	B0
150.72	150.72	EE	28	B0
150.99	150.99	EB	24	B0
151.20	151.20	E8	20	B0
152.73	152.73	FE	3D	B0
154.39	154.39	EA	22	B0
154.64	154.64	ED	26	B0
154.97	154.97	F0	2A	B0
155.45	155.45	F3	2E	B0
155.78	155.78	E8	1F	B0
156.20	156.20	F6	32	B0
156.75	156.75	EE	27	B0
157.50	157.50	F9	36	B0
158.18	158.18	EC	24	B0
158.60	158.60	F4	2F	B0
159.09	159.09	EF	28	B0
159.37	159.37	EA	21	B0
160.36	160.36	FC	3A	B0
161.40	161.40	EB	22	B0
161.71	161.71	F0	29	B0
162.27	162.27	F5	30	B0
162.78	162.78	EE	26	B0
163.64	163.64	FA	37	B0
164.35	164.35	EA	20	B0
164.66	164.66	F1	2A	B0
164.95	164.95	E8	1D	B0
165.45	165.45	F8	34	B0
166.09	166.09	ED	24	B0
166.61	166.61	F6	31	B0
167.05	167.05	E9	1E	B0
167.41	167.41	F4	2E	B0
168.00	168.00	F2	2B	B0
168.45	168.45	F0	28	B0

Table A-1. PLL Register Settings for 14.31818 MHz Reference (Continued)

OUTPUT VCO NREG MREG PREG 168.80 168.80 EE 25 B0 169.09 169.09 EC 22 B0 169.53 169.53 E8 1C B0 171.82 171.82 FD 3B B0 174.11 174.11 E8 1B B0 174.31 174.31 EA 1E B0 174.431 174.31 EA 1E B0 174.55 174.55 EC 21 B0 175.19 175.19 FO 27 B0 175.64 175.64 F2 2A B0 176.59 176.59 E9 1C B0 177.02 176.59 E9 1C B0 177.55 177.55 ED 22 B0 178.18 178.69 E8 1A B0 178.98 178.98 F1 28 B0	riogioto: c	- I			
169.09 169.09 EC 22 B0 169.33 169.33 EA 1F B0 169.53 169.53 E8 1C B0 171.82 171.82 FD 3B B0 174.11 174.11 ER 1B B0 174.31 174.31 EA 1E B0 174.55 174.55 EC 21 B0 174.83 174.83 EE 24 B0 175.19 175.19 F0 27 B0 175.64 175.64 F2 2A B0 176.22 176.22 F4 2D B0 176.59 176.59 E9 1C B0 177.02 176.59 E9 1C B0 177.55 177.55 ED 22 B0 178.18 178.69 E8 1A B0 178.98 178.98 F1 28 B0	OUTPUT	vco	NREG	MREG	PREG
169.33 169.53 EA 1F B0 169.53 169.53 E8 1C B0 171.82 171.82 FD 3B B0 174.11 174.11 E8 1B B0 174.31 174.31 EA 1E B0 174.55 174.55 EC 21 B0 174.83 174.83 EE 24 B0 175.19 175.19 F0 27 B0 175.64 175.64 F2 2A B0 176.59 176.59 E9 1C B0 177.02 176.59 E9 1C B0 177.02 176.59 E9 1C B0 177.55 177.55 ED 22 B0 178.18 178.18 F8 33 B0 178.98 178.98 F1 28 B0 179.29 179.29 EA 1D B0	168.80	168.80	EE		B0
169.53 169.53 E8 1C B0 171.82 171.82 FD 3B B0 174.11 174.11 E8 1B B0 174.31 174.31 EA 1E B0 174.55 174.55 EC 21 B0 174.83 174.83 EE 24 B0 175.19 175.19 F0 27 B0 175.64 175.64 F2 2A B0 176.22 176.22 F4 2D B0 176.59 176.59 E9 1C B0 177.02 176.59 E9 1C B0 177.02 176.59 E9 1C B0 177.55 177.55 ED 22 B0 178.18 178.69 E8 1A B0 178.98 178.98 F1 28 B0 179.29 179.29 EA 1D B0	169.09	169.09	EC	22	B0
171.82 171.82 FD 3B B0 174.11 174.11 E8 1B B0 174.31 174.31 EA 1E B0 174.55 174.55 EC 21 B0 175.19 174.83 EE 24 B0 175.19 175.19 F0 27 B0 175.64 175.64 F2 2A B0 176.22 176.22 F4 2D B0 176.59 176.59 E9 1C B0 177.02 176.59 E9 1C B0 178.18 178.18 F8 33 B0 178.69 178.69 E8 1A B0 189.00 180.00 FA 36 B0	169.33	169.33	EA	1F	B0
174.11 174.11 E8 1B B0 174.31 174.31 EA 1E B0 174.55 174.55 EC 21 B0 174.83 174.83 EE 24 B0 175.19 175.19 F0 27 B0 175.64 175.64 F2 2A B0 176.52 176.59 E9 1C B0 176.59 176.59 E9 1C B0 177.02 176.59 E9 1C B0 178.18 178.18 178.18 F8 33 B0 <td>169.53</td> <td>169.53</td> <td>E8</td> <td>1C</td> <td>B0</td>	169.53	169.53	E8	1C	B0
174.31 174.31 EA 1E B0 174.55 174.55 EC 21 B0 174.83 174.83 EE 24 B0 175.19 175.19 F0 27 B0 175.64 175.64 F2 2A B0 176.22 176.22 F4 2D B0 176.59 176.59 E9 1C B0 177.02 176.59 E9 1C B0 177.02 177.02 F6 30 B0 177.55 177.55 ED 22 B0 178.18 178.69 E8 1A B0 178.98 178.98 F1 28 B0 179.29 179.29 EA 1D B0 180.00 180.00 FA 36 B0 181.36 181.36 F5 2E B0 182.23 182.23 EB 1E B0	171.82	171.82	FD	3B	B0
174.55 174.55 EC 21 B0 174.83 174.83 EE 24 B0 175.19 175.19 F0 27 B0 175.64 175.64 F2 2A B0 176.22 176.22 F4 2D B0 176.59 176.59 E9 1C B0 177.02 176.59 E9 1C B0 177.02 177.02 F6 30 B0 177.55 177.55 ED 22 B0 178.18 178.69 E8 1A B0 178.98 178.98 F1 28 B0 179.29 179.29 EA 1D B0 180.00 180.00 FA 36 B0 181.36 181.36 F5 2E B0 181.93 181.93 F0 26 B0 182.23 183.27 FC 39 B0	174.11	174.11	E8	1B	B0
174.83 174.83 EE 24 B0 175.19 175.19 F0 27 B0 175.64 175.64 F2 2A B0 176.22 176.22 F4 2D B0 176.59 176.59 E9 1C B0 177.02 176.59 E9 1C B0 177.02 177.02 F6 30 B0 177.55 177.55 ED 22 B0 178.18 178.18 F8 33 B0 178.69 178.69 E8 1A B0 178.98 178.98 F1 28 B0 179.29 179.29 EA 1D B0 180.00 180.00 FA 36 B0 181.36 181.36 F5 2E B0 181.93 181.93 F0 26 B0 182.23 182.23 EB 1E B0	174.31	174.31	EA	1E	B0
175.19 175.64 175.64 F2 2A B0 175.64 175.64 F2 2A B0 176.22 176.22 F4 2D B0 176.59 176.59 E9 1C B0 177.02 176.59 E9 1C B0 177.02 176.59 E9 1C B0 177.02 177.02 F6 30 B0 177.55 177.55 ED 22 B0 178.18 178.18 F8 33 B0 178.69 178.69 E8 1A B0 178.98 178.98 F1 28 B0 179.29 179.29 EA 1D B0 180.00 180.00 FA 36 B0 180.86 180.86 EE 23 B0 181.93 180.36 F5 2E B0 182.23 183.27 FC 39 B0 <td>174.55</td> <td>174.55</td> <td>EC</td> <td>21</td> <td>B0</td>	174.55	174.55	EC	21	B0
175.64 175.64 F2 2A B0 176.22 176.22 F4 2D B0 176.59 176.59 E9 1C B0 177.02 177.02 F6 30 B0 177.55 177.55 ED 22 B0 178.18 178.18 F8 33 B0 178.69 178.69 E8 1A B0 178.98 178.98 F1 28 B0 179.29 179.29 EA 1D B0 180.00 180.00 FA 36 B0 181.36 181.36 F5 2E B0 181.93 181.93 F0 26 B0 182.23 182.23 EB 1E B0 184.27 184.27 EA 1C B0 184.55 184.55 EF 24 B0 185.03 185.03 F4 2C B0	174.83	174.83	EE	24	B0
176.22 176.59 E9 1C B0 176.59 176.59 E9 1C B0 177.02 177.02 F6 30 B0 177.55 177.55 ED 22 B0 178.18 178.18 F8 33 B0 178.69 178.69 E8 1A B0 178.98 178.98 F1 28 B0 179.29 179.29 EA 1D B0 180.00 180.00 FA 36 B0 180.86 180.86 EE 23 B0 181.36 181.36 F5 2E B0 181.93 F0 26 B0 182.23 182.23 EB 1E B0 184.27 183.27 FC 39 B0 184.55 184.55 EF 24 B0 185.03 185.03 F4 2C B0 185.45	175.19	175.19	F0	27	B0
176.59 176.59 E9 1C B0 177.02 177.02 F6 30 B0 177.55 177.55 ED 22 B0 178.18 178.18 F8 33 B0 178.69 178.69 E8 1A B0 178.98 178.98 F1 28 B0 179.29 179.29 EA 1D B0 180.00 180.00 FA 36 B0 180.86 180.86 EE 23 B0 181.36 181.36 F5 2E B0 181.93 F0 26 B0 182.23 182.23 EB 1E B0 183.27 FC 39 B0 184.27 184.27 EA 1C B0 184.55 184.55 EF 24 B0 185.03 185.03 F4 2C B0 186.14 186.14	175.64	175.64	F2	2A	B0
177.02 177.02 F6 30 B0 177.55 177.55 ED 22 B0 178.18 178.18 F8 33 B0 178.69 178.69 E8 1A B0 178.98 178.98 F1 28 B0 179.29 179.29 EA 1D B0 180.00 180.00 FA 36 B0 180.86 180.86 EE 23 B0 181.36 181.36 F5 2E B0 181.93 F0 26 B0 182.23 182.23 EB 1E B0 183.27 FC 39 B0 184.27 184.27 EA 1C B0 184.55 184.55 EF 24 B0 185.03 185.03 F4 2C B0 185.45 185.45 EC 1F B0 186.89 186.89	176.22	176.22	F4	2D	B0
177.55 177.55 ED 22 B0 178.18 178.18 F8 33 B0 178.69 178.69 E8 1A B0 178.98 178.98 F1 28 B0 179.29 179.29 EA 1D B0 180.00 180.00 FA 36 B0 180.86 180.86 EE 23 B0 181.36 181.36 F5 2E B0 181.93 F0 26 B0 182.23 182.23 EB 1E B0 183.27 FC 39 B0 B0 184.27 184.27 EA 1C B0 184.55 184.55 EF 24 B0 185.03 185.03 F4 2C B0 185.45 185.45 EC 1F B0 186.89 186.89 EE 22 B0 187.85	176.59	176.59	E9	1C	B0
178.18 178.18 F8 33 B0 178.69 178.69 E8 1A B0 178.98 178.98 F1 28 B0 179.29 179.29 EA 1D B0 180.00 180.00 FA 36 B0 180.86 180.86 EE 23 B0 181.36 181.36 F5 2E B0 181.93 181.93 F0 26 B0 182.23 182.23 EB 1E B0 183.27 FC 39 B0 184.27 183.27 FC 39 B0 184.55 184.55 EF 24 B0 185.03 185.03 F4 2C B0 185.45 185.45 EC 1F B0 186.14 186.14 F9 34 B0 186.89 186.89 EE 22 B0 187.85	177.02	177.02	F6	30	B0
178.69 178.69 E8 1A B0 178.98 178.98 F1 28 B0 179.29 179.29 EA 1D B0 180.00 180.00 FA 36 B0 180.86 180.86 EE 23 B0 181.36 181.36 F5 2E B0 181.93 F0 26 B0 182.23 181.93 F0 26 B0 182.23 182.23 EB 1E B0 183.27 FC 39 B0 184.27 183.27 FC 39 B0 184.55 184.55 EF 24 B0 185.03 185.03 F4 2C B0 185.45 185.45 EC 1F B0 186.89 186.89 EE 22 B0 187.85 187.85 E8 18 B0 188.18 188.18	177.55	177.55	ED	22	B0
178.98 178.98 F1 28 B0 179.29 179.29 EA 1D B0 180.00 180.00 FA 36 B0 180.86 180.86 EE 23 B0 181.36 181.36 F5 2E B0 181.93 F0 26 B0 182.23 182.23 EB 1E B0 183.27 FC 39 B0 B0 184.27 184.27 EA 1C B0 184.55 184.55 EF 24 B0 185.03 185.03 F4 2C B0 185.45 185.45 EC 1F B0 186.14 186.14 F9 34 B0 186.89 186.89 EE 22 B0 187.85 187.85 E8 18 B0 188.18 188.18 F3 2A B0 189.00	178.18	178.18	F8	33	B0
179.29 179.29 EA 1D B0 180.00 180.00 FA 36 B0 180.86 180.86 EE 23 B0 181.36 181.36 F5 2E B0 181.93 181.93 F0 26 B0 182.23 182.23 EB 1E B0 183.27 183.27 FC 39 B0 184.27 184.27 EA 1C B0 184.55 184.55 EF 24 B0 185.03 185.03 F4 2C B0 185.45 185.45 EC 1F B0 186.14 186.14 F9 34 B0 186.89 186.89 EE 22 B0 187.85 187.85 E8 18 B0 188.18 188.18 F3 2A B0 189.00 189.00 ED 20 B0	178.69	178.69	E8	1A	B0
180.00 180.00 FA 36 B0 180.86 180.86 EE 23 B0 181.36 181.36 F5 2E B0 181.93 181.93 F0 26 B0 182.23 182.23 EB 1E B0 183.27 183.27 FC 39 B0 184.27 184.27 EA 1C B0 184.55 184.55 EF 24 B0 185.03 185.03 F4 2C B0 185.45 185.45 EC 1F B0 186.14 186.14 F9 34 B0 186.89 186.89 EE 22 B0 187.85 187.85 E8 18 B0 188.18 188.18 F3 2A B0 189.00 189.00 ED 20 B0 189.25 189.25 EA 1B B0	178.98	178.98	F1	28	B0
180.86 180.86 EE 23 B0 181.36 181.36 F5 2E B0 181.93 181.93 F0 26 B0 182.23 182.23 EB 1E B0 183.27 183.27 FC 39 B0 184.27 184.27 EA 1C B0 184.55 184.55 EF 24 B0 185.03 185.03 F4 2C B0 185.45 185.45 EC 1F B0 186.14 186.14 F9 34 B0 186.89 186.89 EE 22 B0 187.44 187.44 F6 2F B0 187.85 18 18 B0 188.18 188.18 F3 2A B0 189.00 189.00 ED 20 B0 189.25 189.25 EA 1B B0	179.29	179.29	EA	1D	B0
181.36 181.36 F5 2E B0 181.93 181.93 F0 26 B0 182.23 182.23 18 1E B0 183.27 183.27 FC 39 B0 184.27 184.27 18 1C B0 184.55 184.55 18 1C B0 185.03 185.03 F4 2C B0 185.45 185.45 EC 1F B0 186.14 186.14 F9 34 B0 186.89 186.89 EE 22 B0 187.44 187.44 F6 2F B0 187.85 187.85 E8 18 B0 188.18 188.18 F3 2A B0 189.00 189.00 ED 20 B0 189.25 189.25 EA 1B B0	180.00	180.00	FA	36	B0
181.93 181.93 FO 26 B0 182.23 182.23 18 1E B0 183.27 183.27 FC 39 B0 184.27 184.27 EA 1C B0 184.55 184.55 EF 24 B0 185.03 185.03 F4 2C B0 185.45 185.45 EC 1F B0 186.14 186.14 F9 34 B0 186.89 186.89 EE 22 B0 187.44 187.44 F6 2F B0 187.85 187.85 E8 18 B0 188.18 188.18 F3 2A B0 189.00 189.00 ED 20 B0 189.25 189.25 EA 1B B0	180.86	180.86	EE	23	B0
182.23 182.23 EB 1E B0 183.27 183.27 FC 39 B0 184.27 184.27 EA 1C B0 184.55 184.55 EF 24 B0 185.03 185.03 F4 2C B0 185.45 185.45 EC 1F B0 186.14 186.14 F9 34 B0 186.89 186.89 EE 22 B0 187.44 187.44 F6 2F B0 187.85 187.85 E8 18 B0 188.18 188.18 F3 2A B0 189.00 189.00 ED 20 B0 189.25 189.25 EA 1B B0	181.36	181.36	F5	2E	B0
183.27 183.27 FC 39 B0 184.27 184.27 EA 1C B0 184.55 184.55 EF 24 B0 185.03 185.03 F4 2C B0 185.45 185.45 EC 1F B0 186.14 186.14 F9 34 B0 186.89 186.89 EE 22 B0 187.44 187.44 F6 2F B0 187.85 187.85 E8 18 B0 188.18 188.18 F3 2A B0 189.00 189.00 ED 25 B0 189.25 189.25 EA 1B B0	181.93	181.93	F0	26	B0
184.27 184.27 EA 1C B0 184.55 184.55 EF 24 B0 185.03 185.03 F4 2C B0 185.45 185.45 EC 1F B0 186.14 186.14 F9 34 B0 186.89 186.89 EE 22 B0 187.44 187.44 F6 2F B0 187.85 187.85 E8 18 B0 188.18 188.18 F3 2A B0 189.00 189.00 ED 25 B0 189.25 189.25 EA 1B B0	182.23	182.23	EB	1E	B0
184.55 184.55 EF 24 B0 185.03 185.03 F4 2C B0 185.45 185.45 EC 1F B0 186.14 186.14 F9 34 B0 186.89 186.89 EE 22 B0 187.44 187.44 F6 2F B0 187.85 187.85 E8 18 B0 188.18 188.18 F3 2A B0 188.66 188.66 F0 25 B0 189.00 189.00 ED 20 B0 189.25 189.25 EA 1B B0	183.27	183.27	FC	39	B0
185.03 185.03 F4 2C B0 185.45 185.45 EC 1F B0 186.14 186.14 F9 34 B0 186.89 186.89 EE 22 B0 187.44 187.44 F6 2F B0 187.85 187.85 E8 18 B0 188.18 188.18 F3 2A B0 188.66 188.66 F0 25 B0 189.00 189.00 ED 20 B0 189.25 189.25 EA 1B B0	184.27	184.27	EA	1C	B0
185.45 185.45 EC 1F B0 186.14 186.14 F9 34 B0 186.89 186.89 EE 22 B0 187.44 187.44 F6 2F B0 187.85 187.85 E8 18 B0 188.18 188.18 F3 2A B0 188.66 188.66 F0 25 B0 189.00 189.00 ED 20 B0 189.25 189.25 EA 1B B0	184.55	184.55	EF	24	B0
186.14 186.14 F9 34 B0 186.89 186.89 EE 22 B0 187.44 187.44 F6 2F B0 187.85 187.85 E8 18 B0 188.18 188.18 F3 2A B0 188.66 188.66 F0 25 B0 189.00 189.00 ED 20 B0 189.25 189.25 EA 1B B0	185.03	185.03	F4	2C	B0
186.89 186.89 EE 22 B0 187.44 187.44 F6 2F B0 187.85 187.85 E8 18 B0 188.18 188.18 F3 2A B0 188.66 188.66 F0 25 B0 189.00 189.00 ED 20 B0 189.25 189.25 EA 1B B0	185.45	185.45	EC	1F	B0
187.44 187.44 F6 2F B0 187.85 187.85 E8 18 B0 188.18 188.18 F3 2A B0 188.66 188.66 F0 25 B0 189.00 189.00 ED 20 B0 189.25 189.25 EA 1B B0	186.14	186.14	F9	34	B0
187.85 187.85 E8 18 B0 188.18 188.18 F3 2A B0 188.66 188.66 F0 25 B0 189.00 189.00 ED 20 B0 189.25 189.25 EA 1B B0	186.89	186.89	EE	22	B0
188.18 188.18 F3 2A B0 188.66 188.66 F0 25 B0 189.00 189.00 ED 20 B0 189.25 189.25 EA 1B B0	187.44	187.44	F6	2F	B0
188.66 188.66 F0 25 B0 189.00 189.00 ED 20 B0 189.25 189.25 EA 1B B0	187.85	187.85	E8	18	B0
189.00 189.00 ED 20 B0 189.25 189.25 EA 1B B0	188.18	188.18	F3	2A	B0
189.25	188.66	188.66	F0	25	B0
	189.00	189.00	ED	20	B0
190.91 190.91 FE 3C B0	189.25	189.25	EA	1B	B0
1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	190.91	190.91	FE	3C	B0

Table A-1. PLL Register Settings for 14.31818 MHz Reference (Continued)

OUTPUT	vco	NREG	MREG	PREG
192.44	192.44	E8	17	B0
192.64	192.64	EB	1C	B0
192.92	192.92	EE	21	B0
193.30	193.30	F1	26	B0
193.85	193.85	F4	2B	B0
194.23	194.23	EA	1A	B0
194.73	194.73	F7	30	B0
195.40	195.40	F0	24	B0
195.68	195.68	E9	18	B0
196.36	196.36	FA	35	B0
197.02	197.02	E8	16	B0
197.27	197.27	EF	22	B0
197.85	197.85	F6	2E	B0
198.55	198.55	F2	27	В0
198.95	198.95	EE	20	B0
199.21	199.21	EA	19	B0
200.45	200.45	FD	ЗА	B0
201.60	201.60	E8	15	B0
201.82	201.82	EC	1C	B0
202.14	202.14	F0	23	B0
202.66	202.66	F4	2A	B0
203.06	203.06	EB	1A	B0
203.64	203.64	F8	31	B0
204.19	204.19	EA	18	B0
204.55	204.55	F3	28	B0
204.98	204.98	EE	1F	B0
205.23	205.23	E9	16	B0
206.18	206.18	FC	38	B0
207.27	207.27	EC	1B	B0
207.61	207.61	F1	24	B0
208.26	208.26	F6	2D	B0
208.88	208.88	F0	22	B0
209.17	209.17	EA	17	B0
210.00	210.00	FB	36	B0
210.76	210.76	E8	13	B0
211.00	211.00	EE	1E	B0
211.47	211.47	F4	29	В0
211.91	211.91	ED	1C	B0
212.73	212.73	FA	34	В0
213.47	213.47	EB	18	B0

Table A-1. PLL Register Settings for 14.31818 MHz Reference (Continued)

OUTPUT VCO NREG MRE				
OUTPUT		NREG	MREG	PREG
213.82	213.82	F2	25	B0
214.15	214.15	EA	16	B0
214.77	214.77	F9	32	B0
215.35	215.35	E8	12	B0
215.61	215.61	F0	21	B0
216.36	216.36	F8	30	B0
217.03	217.03	EE	1D	B0
217.64	217.64	F7	2E	B0
218.18	218.18	EC	19	B0
218.68	218.68	F6	2C	B0
219.13	219.13	EA	15	B0
219.55	219.55	F5	2A	B0
219.93	219.93	E8	11	B0
220.28	220.28	F4	28	B0
220.91	220.91	F3	26	B0
221.45	221.45	F2	24	B0
221.93	221.93	F1	22	B0
222.35	222.35	F0	20	B0
222.73	222.73	EF	1E	B0
223.06	223.06	EE	1C	B0
223.36	223.36	ED	1A	B0
223.64	223.64	EC	18	B0
223.88	223.88	EB	16	B0
224.11	224.11	EA	14	B0
224.32	224.32	E9	12	B0
224.51	224.51	E8	10	B0
229.09	229.09	FE	3B	B0
233.67	233.67	E8	0E	B0
233.86	233.86	E9	10	B0
234.07	234.07	EA	12	B0
234.30	234.30	EB	14	B0
234.55	234.55	EC	16	B0
234.82	234.82	ED	18	B0
235.12	235.12	EF	1A	B0
235.45	235.45	EF	1C	B0
235.83	235.83	F0	1E	B0
236.25	236.25	F1	20	B0
236.73	236.73	F2	22	В0
237.27	237.27	F3	24	В0
237.90	237.90	F4	26	B0

Table A-1. PLL Register Settings for 14.31818 MHz Reference (Continued)

OUTPUT	vco	NREG	MREG	PREG	
238.25	238.25	E8	0D	B0	
238.64	238.64	F5	28	B0	
239.05	239.05	EA	11	B0	
239.50	239.50	F6	2A	B0	
240.00	240.00	EC	15	B0	
240.55	240.55	F7	2C	B0	
241.15	241.15	EE	19	B0	
241.82	241.82	F8	2E	B0	
242.57	242.57	F0	1D	B0	
242.84	242.84	E8	0C	B0	
243.41	243.41	F9	30	B0	
244.03	244.03	EA	10	B0	
244.36	244.36	F2	21	B0	
244.71	244.71	EB	12	B0	
245.45	245.45	FA	32	B0	
246.27	246.27	ED	16	B0	
246.71	246.71	F4	25	B0	
247.18	247.18	EE	18	B0	
247.42	247.42	E8	0B	B0	
248.18	248.18	FB	34	B0	
249.01	249.01	EA	0F	B0	
249.30	249.30	F0	1C	B0	
249.92	249.92	F6	29	B0	

Appendix B PLL Programming Examples

Loop Clock PLL

The internal structure of the loop clock PLL is shown in Figure B–1. The loop clock PLL is used to phase align the received LCLK with the internal dot clock in order to ensure reliable data latching into the TVP3030. The phase detector performs phase comparison at the rising edge of the received clocks after the N and M prescalars. The charge pump and loop filter generate an analog control signal to the voltage controlled oscillator. The VCO frequency is then divided by the P and Q post-scalers. The P post-scalar provides division ratios of 1, 2, 4, or 8. The Q post-scalar provides additional division ratios of 2, 4, 6, 8, 10, 12, 14 and 16. The Q post-scalar provides for the extra low frequencies needed for low-resolution graphics using a high multiplex ratio, such as 640 x 480, 8 bits/pixel, using a 64-bit pixel bus. The output from the loop clock PLL or the pixel clock PLL may be selected for output on the RCLK terminal.




Figure B-1. Loop Clock PLL Structure

As a programming example, we will follow the procedure of Section 2.4.3.1 for a mode using a 170 MHz pixel clock, 8 bits/pixel, a 64-bit pixel bus, and an external division factor (through the GUI accelerator) of 2.

$$F_D = 170 \text{ MHz}, \quad B = 8, \quad W = 64, \quad K = 2$$
 $F_L = F_D \times \frac{B}{W} = 170 \times \frac{8}{64} = 21.25 \text{ MHz}$
 $F_R = K \times F_L = 2 \times 21.25 = 42.5 \text{ MHz}$
 $N = 65 - 4 \times \frac{W}{B} = 65 - 4 \times \frac{64}{8} = 33 = 0x21$
 $M = 61 = 0x3D$
 $Z = \frac{27.5 (65 - 33)}{170 \times 2} = 2.59$

Since Z < 16 and $log_2(Z)$ is between 1 and 2, then P = 1 and Q = 0

Since bits 7,6 of the N-value register must be 1,1 the N-value register is loaded with 0x31 + 0xC0 = 0xF1. The M-value register is loaded with 0x3D. Since bits 7-2 of the P-value register must be 1111 00, the P-value register is loaded with 0x01 + 0xF0 = 0xF1. Bits 2-0 of the MCLK/loop clock control register (index: 0x39) are loaded with the Q value of 000.

TVP3030 Loop Clock PLL **Dot Clock** 5.31 MHz ÷ 32 170 MHz 170 MHz 85 MHz Up N = 33OUT 1 42.5 MHz Charge **Phase** (65 - N = 32)vco Down Detector Pump **LCLK** $(2^{P} = 2)$ $(2 \times [Q + 1] = 2)$ 5.31 MHz 21.25 MHz M = 61(65 - M = 4)**GUI Accelerator** 21.25 MHz 42.5 MHz

The resulting divide ratios and clock frequencies are illustrated in Figure B-2.

K = 2
Figure B-2. Loop Clock PLL Example

Pixel Clock and MCLK PLLs

The internal structure used for the pixel clock and MCLK PLLs is shown in Figure B–3. These PLLs are used to synthesize the pixel clock and MCLK frequencies. The reference clock can be either a resonant crystal or can be driven with a TTL level signal. The phase detector performs phase comparison at the rising edge of the received clocks after the N and M prescalers. The charge pump and loop filter generate an analog control signal to the voltage controlled oscillator. The VCO frequency is then divided by the P post scalar. The P post scalar provides division ratios of 1, 2, 4, or 8. The output from the pixel clock PLL or the loop clock PLL may be selected for output on the RCLK terminal. The output from the MCLK PLL or the internal dot clock (to provide a smooth transition on MCLK) may be selected for output on the MCLK terminal. The same PLL register values may be used for the pixel clock PLL or MCLK PLL as long as the output frequency of the MCLK PLL does not exceed 100 MHz.




Figure B-3. Pixel Clock and MCLK PLL Structure

As a programming example, we will consider programming the pixel clock PLL for a mode using a 170 MHz pixel clock. Since the reference clock is the common 14.31818 MHz crystal, the register values in

Appendix A may be used directly. The closest frequency in Table A-1 is 169.53 MHz for which the PLL registers are loaded with N-value register = 0xE8, M-value register = 0x1C, and P-value register = 0xB0. The N and M numbers are the lower 6 bits of the N-value register and the M-value register respectively. The P number is the lower two bits of the P-value register. After extracting and converting to decimal, this becomes N = 40, M = 28, and P = 0. The resulting divide ratios for the pre-scalers and the post-scalar and the resulting clock frequencies are illustrated in Figure B-4.




Figure B-4. Pixel Clock PLL Example

The equations given in Section 2.4.1 give the same result for the VCO frequency and PLL output frequency. The VCO frequency is within the specified limits.

$$\begin{split} \text{F}_{VCO} &= 8 \times \text{F}_{REF} \times \frac{65 - \text{M}}{65 - \text{N}} = 8 \times 14.31818 \times \frac{65 - 28}{65 - 40} = 169.53 \text{ MHz} \\ &\qquad 110 \text{ MHz} \leq \text{F}_{VCO} \leq 220 \text{ MHz} \\ \\ \text{F}_{PLL} &= \frac{\text{F}_{VCO}}{2^{\text{P}}} = \frac{169.53}{2^{\text{O}}} = 169.53 \text{ MHz} \end{split}$$

Appendix C PC-Board Layout Considerations

PC-Board Considerations

It is recommended that a four-layer PC board be used with the TVP3030 video interface palette: one layer for 5-V power, one for GND, and two for signals. The layout should be optimized for the lowest noise on the TVP3030 power and ground lines by shielding the digital inputs and providing good decoupling. The lead length between groups of analog V_{DD} and GND terminals (see Figure C–1) should be minimized so as to minimize inductive ringing. The TVP3030 P0–P127 terminal assignments have been selected for minimum interconnect lengths between these inputs and the standard VRAM pixel data outputs. The TVP3030 should be located as close as possible to the output connectors to minimize noise pickup and reflections due to impedance mismatch.

The analog outputs are susceptible to crosstalk from digital lines; digital traces must not be routed under or adjacent to the analog output traces.

For maximum performance, the analog-video-output impedance, cable impedance, and load impedance should be the same. The load resistor connection between the video outputs and GND should be as close as possible to the TVP3030 to minimize reflections. Unused analog outputs should be connected to GND.

Analog output video edges exceeding the CRT monitor bandwidth can be reflected, producing cable-length-dependent ghosts. Simple pulse filters can reduce high-frequency energy, thus reducing EMI and noise. The filter impedance must match the line impedance.

Ground Plane

It is also recommended that only one ground plane be used for both the TVP3030 and the rest of the logic. Separate digital and analog ground planes are not needed and can potentially cause system problems.

Power Plane

Split-power planes for the TVP3030 and the rest of the logic are recommended. The TVP3030 VIP analog circuitry should have its own power plane, referred to as AV_{DD}. These two power planes should be connected at a single point through a ferrite bead, as shown in Figures C–1 and C–2. This bead should be located as near as possible to where the power supply connects to the board. To maximize the high-frequency power supply rejection, the video output signals should not overlay the analog power plane.

Supply Decoupling

The bypass capacitors should be installed using the shortest leads possible. This reduces the lead inductance and is consistent with reliable operation.

For the best performance, a 0.1- μ F ceramic capacitor in parallel with a 0.01- μ F chip capacitor should be used to decouple each of the groups of power terminals to GND. These capacitors should be placed as close as possible to the device, as shown in Figure C–2.

If a switching power supply is used, the designer should pay close attention to reducing power supply noise and consider using a three-terminal voltage regulator for supplying power to AV_{DD} .

COMP and REF Pins

A 0.1- μF ceramic capacitor should be connected between COMP1 and COMP2 to avoid noise and color-smearing problems. A 0.1- μF ceramic capacitor is also recommended between GND and REF to further stabilize the output image. This 0.1- μF capacitor is needed for either internal or external voltage references. These capacitor values may depend on the board layout; experimentation may be required in order to determine optimum values.


Analog Output Protection

The TVP3030 analog output should be protected against high-energy discharges, such as those from monitor arc-over or from hot-switching ac-coupled monitors.

The diode protection circuit shown in Figure C–1 can prevent latch-up under severe discharge conditions without adversely degrading analog transition times. The IN4148/9 parts are low-capacitance, fast-switching diodes, which are also available in multiple-device packages (FSA250X or FSA270X) or surface-mountable pairs (BAV99 or MMBD7001).

PLL Supply

A separate 5 V regulator is recommended for the PLL supply. A typical circuit is shown in Figure C-1.



Location	Description	VENDOR PART NUMBER†
C1, C2, C5-C12, C20	0.1-μF ceramic capacitor	Erie RPE110Z5U104M50V
C3, C4, C14-C19	0.01-μF ceramic chip capacitor	AVX 12102T103QA1018
C13	33-μF tantalum capacitor	Mallory CSR13F336KM
L1	Ferrite bead	Fair-Rite 2743001111‡
R1	1000- Ω 1% metal-film resistor	Dale CMF-55C
R2	523- Ω 1% metal-film resistor	Dale CMF-55C
R3, R4, R5	75-Ω 1% metal-film resistor	Dale CMF-55C
D1	1.2-V voltage reference	TI LM385-1.2

[†] The vendor numbers above are listed only as a guide. Substitution of devices with similar characteristics will not affect the performance of the TVP3030.

Figure C-1. Typical Connection Diagram and Parts

NOTE: R1, D1, and reset circuit are optional. In general, each pair of device power and GND pins should be separately decoupled with 0.1- μ F and 0.01- μ F capacitors.

[‡] Or equivalent only.





Figure C-2. Typical Component Placement With Split-Power Plane

Appendix D Mechanical Data

MEP (S-MQFP-G208)

METAL QUAD (MQUAD®) FLATPACK




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. MQUAD is a registered trademark of Olin Corporation.
- D. This quad flatpack consists of a circuit mounted on a leadframe and encased within an anodized aluminum shell. The package is intended for parts requiring either a lower stress environment or higher thermal dissipation capabilities than can be supplied by plastic.

CAUTION: Ultrasonic cleaning of this package or boards with this package is not permitted.

PPA (S-PQFP-G208)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Thermally enhanced molded plastic package with a heat slug (HSL).
- D. Falls within JEDEC MO-143

PACKAGE OPTION ADDENDUM

www.ti.com 4-May-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TVP3030-175PPA	OBSOLETE	HQFP	PPA	208	TBD	Call TI	Call TI
TVP3030-220PPA	OBSOLETE	HQFP	PPA	208	TBD	Call TI	Call TI
TVP3030-230PPA	OBSOLETE	HQFP	PPA	208	TBD	Call TI	Call TI
TVP3030-250MEP	OBSOLETE	MQFP	MEP	208	TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.