

HD-4702

January 1992

# CMOS Programmable Bit Rate Generator

#### Features

- HD-4702 Provides 13 Commonly Used Bit Rates
- Uses a 2.4576MHz Crystal/Input for Frequency Output (16 Times Bit Rate)
- Low Power Dissipation
- Conforms to EIA RS-404
- One HD-4702 Controls up to Eight Transmission Channels
- Initialization Circuit Facilitates Diagnostic Fault Isolation
- On-Chip Input Pull-Up Circuit

# Ordering Information

PACKAGE	TEMP. RANGE	ORDER CODE
Plastic DIP	-40°C to +85°C	HD3-4702-9
Ceramic DIP	-40°C to +85°C	HD1-4702-9
*/883	-55°C to +125°C	HD1-4702/883
SMD#		Pending
Leaded Chip Carrier	-40°C to +85°C	HD4-4702-9
	-55°C to +125°C	HD4-4702-8

<sup>\*</sup> Respective /883 specifications are included at the end of this data sheet

# Description

The HD-4702 Bit Rate Generator provides the necessary clock signals for digital data transmission systems, such as a UART. It generates 13 commonly used bit rates using an onchip crystal oscillator or an external input. For conventional operation generating 16 output clock pulses per bit period, the input clock frequency must be 2.4576MHz (i.e. 9600 Baud x 16 x16, since there is an internal + 16 prescaler). A lower input frequency will result in a proportionally lower output frequency.

The HD-4702 can provide multi-channel operation with a minimum of external logic by having the clock frequency CO and the + 8 prescaler outputs Q0, Q1, Q2 available externally. All signals have a 50% duty cycle except 1800 Baud, which has less than 0.39% distortion.

The four rate select inputs (S0-S3) select which bit rate is at the output (Z). See Truth Table for Rate Select Inputs for select code and output bit rate. Two of the 16 select codes for the HD-4702 do not select an internally generated frequency, but select an input into which the user can feed either a different frequency, or a static level (High or Low) to generate "ZERO BAUD".

The bit rates most commonly used in modern data terminals (110, 150, 300, 1200, 2400 Baud) require that no more than one input be grounded for the HD-4702, which is easily achieved with a single 5-position switch.


The HD-4702 has an initialization circuit which generates a master reset for the scan counter. This signal is derived from a digital differentiator that senses the first high level on the CP input after the ECP input goes low. When ECP is high, selecting the crystal input, CP must be low. A high level on CP would apply a continuous reset. See Clock Modes and Initialization below.

#### Truth Tables

#### TRUTH TABLE FOR RATE SELECT INPUTS (Using 2.4576MHz Crystal)

S3	S2	S1	S0 OUTPUT RATE (		
L	L	L	L	MUX input (iM)	
Ł	L	L	н	MUX Input (IM)	
Ļ	L	Н	L	50 Baud	
L	L	н	н	75 Baud	
L	н	L	L	134.5 Baud	
Ļ	н	L	н	200 Baud	
L	H	н	L	600 Baud	
L	н	н	Н	H 2400 Baud	
Н	L	L	L 9600 Baud		
H	L	L	н	H 4800 Baud	
H	L	н	L	1800 Baud	
H	L	н	н	1200 Baud	
H	н	L	L	2400 Baud	
н	н	L	н	300 Baud	
н	н	Н	L	150 Baud	
Н	н	н	н	110 Baud	

# **Pinout**



#### **CLOCK MODES AND INITIALIZATION ECP** IX CP **OPERATION** JJJ н L Clocked from Ix Х L Clocked from CP X Н н Continuous Reset Х Reset During 1st CP = High Time

NOTE: Actual output frequency is 16 times the indicated Output Rate, assuming a clock frequency of 2.4576MHz.

NOTE: Actual output frequency is 16 times the indicated Output Rate, assuming a clock frequency of 2.4576MHz.

H = HIGH Level

L = LOW Level


X = Don't Care

\_\_\_\_ = Clock Pulse

= 1st HIGH Level Clock Pulse after ECP goes LOW

### Pin Description


PIN NUMBER TYPE SYMBOL			DESCRIPTION			
16		V <sub>cc</sub>	$V_{\rm CC}$ : Is the +5V power supply pin. A 0.1mF capacitor between pins 16 and 8 is recommended for decoupling			
8		GND	GROUND			
5	1	СР	EXTERNAL CLOCK INPUT			
4	1	Ē <sub>CP</sub>	EXTERNAL CLOCK ENABLE: A low signal on this input allows the baud rate to generated from the CP input.			
7	1	I <sub>X</sub>	CRYSTAL INPUT			
6	0	O <sub>X</sub>	CRYSTAL DRIVE OUTPUT			
15	1	I <sub>M</sub>	MULTIPLEXED INPUT			
11, 12, 13, 14	ı	S <sub>0</sub> - S <sub>3</sub>	BAUD RATE SELECT INPUTS			
9	0	co	CLOCK OUTPUT			
1, 2, 3	0	Q <sub>0</sub> - Q <sub>2</sub>	SCAN COUNTER OUTPUTS			
10	0	z	BIT RATE OUTPUT			



# **Application Information**

#### Single Channel Bit Rate Generator

Figure 1 shows the simplest application of the HD-4702. This circuit generates one of five possible bit rates as determined by the setting of a single pole, 5-position switch. The Bit Rate Output (Z) drives one standard TTL load or four low power Schottky loads over the full temperature range. The possible output frequencies correspond to 110, 150, 300, 1200, and 2400 Baud. For many low cost terminals, these five bit rates are adequate.



See Figure 4

SWITCH POSITION	HD-4702 BIT RATE
1	110 Baud
2	150 Baud
3	300 Baud
4	1200 Baud
5	2400 Baud

FIGURE 1. SWITCH SELECTABLE BIT RATE GENERATOR CONFIGURATION PROVIDING FIVE BIT RATES.

### Simultaneous Generation of Several Bit Rates

Figure 2 shows a simple scheme that generates eight bit rates on eight output lines, using one HD-4702 and one 93L34 Bit Addressable Latch. This and the following applications take advantage of the built-in scan counter (prescaler) outputs. As shown in the block diagram, these outputs ( $Q_0$  to  $Q_2$ ) go through a complete sequence of eight states for every half-period of the highest output frequency (9600 Baud). Feeding these Scan Counter Outputs back to the Select Inputs of the multiplexer causes the HD-4702 to interrogate sequentially eight different frequency signals. The 93L34 8-bit addressable Latch, addressed by the same Scan Counter Outputs, re-converts the multiplexed single Output (Z) of the HD-4702 into eight parallel output frequency signals. In the simple scheme of Figure 2, input  $S_3$  is left open (HIGH) and the following bit rates are generated:

Q6: 300 Baud Q7: 150 Baud

Other bit rate combinations can be generated by changing the Scan Counter to Selector interconnection or by inserting logic gates into this path.




FIGURE 2. BIT RATE GENERATOR CONFIGURATION WITH EIGHT SIMULTANEOUS FREQUENCIES.

\* See Figure 4

#### 19200 Baud Operation

Though a 19200 Baud signal is not internally routed to the multiplexer, the HD-4702 can be used to generate this bit rate by connecting the  $\rm Q_2$  output to IM input and applying select code. An additional 2-input NOR gate can be used to retain the "Zero Baud" feature on select code 1 for the HD-4702 (See Figure 3).




FIGURE 3. FIGURE 3. 19200 BAUD OPERATION

\* See Figure 4

PARAMETERS	TYPICAL CRYSTAL SPEC
Frequency	2.4576MHz "AT" Cut
Series Resistance (Max)	250
Unwanted Modes	-6.0dB (Min)
Type of Operation	Parallel
Load Capacitance	32pF +0.5

FIGURE 4. CRYSTAL SPECIFICATIONS

# Specifications HD-4702

Absolute Maximum Ratings	Reli
Supply Voltage+8.0V	Ther
Input, Output or I/O Voltage GND-0.5V to V <sub>CC</sub> +0.5V	Ce
Storage Temperature Range65°C to +150°C	Maxi
Junction Temperature	Ce
Lead Temperature (Soldering 10s)+300°C	Gate
ESD Classification	Cato
Typical Derating Factor	

$\theta_{ia}$	θ <sub>ic</sub>
17.1°C/W	75.7°C/W
+125°C	
	660mW
	720 Gates
	17.1°C/W ⊦125°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### **Operating Conditions**

 Operating Voltage Range
 +4.5V to +5.5V
 Operating Temperature Range

 HD-4702-9
 -40°C to +85°C

 HD-4702-8
 -55°C to +125°C

### DC Electrical Specifications V<sub>CC</sub> = 5V ± 10%, T<sub>A</sub> = -40°C to +85°C (HD-4702-9), T<sub>A</sub> = -55°C to +125°C (HD-4702-8)

	PARAMETER	LIMITS				
SYMBOL		MIN	MAX	UNITS	TEST CONDITIONS	
ViH	Input High Voltage	V <sub>CC</sub> 70%	-	٧	V <sub>CC</sub> = 4.5V	
V <sub>IL</sub>	Input Low Voltage	-	V <sub>CC</sub> 30%	٧	V <sub>CC</sub> = 4.5V	
V <sub>OH1</sub>	Output High Voltage	V <sub>CC</sub> -0.1	-	V	I <sub>OH</sub> ≤ -1μA, V <sub>CC</sub> = 4.5V, (Note 1)	
V <sub>OL1</sub>	Output Low Voltage	-	0.1	٧	I <sub>OL</sub> ≤ +1μA, V <sub>CC</sub> = 4.5V, (Note 1)	
I <sub>IH</sub>	Input High Current	-1	+1	μА	V <sub>IN</sub> = V <sub>CC</sub> . All 0ther Pins = 0V, V <sub>CC</sub> = 5.5V	
liLX	Input Low Current (I <sub>X</sub> Input)	-1	+1	μА	V <sub>IN</sub> = 0V, All Other Pins = V <sub>CC</sub> , V <sub>CC</sub> = 5.5V	
I <sub>IL</sub>	Input Low Current (All Other Inputs)	-	-100	μА	V <sub>IN</sub> = 0V, All Other Pins = V <sub>CC</sub> , V <sub>CC</sub> = 5.5V (Note 2)	
Гонх	Output High Current (O <sub>X</sub> )	-0.1	-	mA	$V_{OUT} = V_{CC} - 0.5$ , $V_{CC} = 4.5V$ , Input at 0V or $V_{CC}$ p Logic Function or Truth Table	
l <sub>OH1</sub>	Output High Current (All Other Outputs)	-1.0	-	mA	$V_{\rm OUT}$ = 2.5V, $V_{\rm CC}$ = 4.5V, Input at 0V or $V_{\rm CC}$ per Logic Function or Truth Table	
ОН2	Output High Current (All Other Outputs)	-0.3	-	mA	$V_{\rm OUT}$ = $V_{\rm CC}$ -0.5, $V_{\rm CC}$ = 4.5V, Input at 0V or $V_{\rm CC}$ p. Logic Function or Truth Table	
lorx	Output Low Current (O <sub>X</sub> )	0.1	-	mA	$V_{OUT} = 0.4V$ , $V_{CC} = 4.5V$ , Input at 0V or $V_{CC}$ per Logic Function or Truth Table	
loL	Output Low Current (All Other Outputs)	1.6	-	mA	V <sub>OUT</sub> = 0.4V, V <sub>CC</sub> = 4.5V Input, at 0V or V <sub>CC</sub> per Logic Function or Truth Table	
Icc	Supply Current (Static)	-	1500 1000	μ <b>Α</b> μ <b>Α</b>	$\overline{E}_{CP} = V_{CC}$ , $CP = 0V$ , $V_{CC} = 5.5V$ , All Other Inputs = GND, (Note 2). $\overline{E}_{CP} = V_{CC}$ , $CP = 0V$ , $V_{CC} = 5.5V$ , All Other Inputs = $V_{CC}$ , (Note 2).	

#### NOTES:

- 1. Interchanging of force and sense conditions is permitted.
- Input Current and Quiescent Power Supply Current are relatively higher for this device because of active pull-up circuits on all inputs except I<sub>X</sub>.

AC Electrical Specifications  $V_{CC}$  = 5V  $\pm$  10%,  $T_A$  = -40°C to +85°C (HD-4702-9),  $T_A$  = -55°C to +125°C (HD-4702-8)

		Lin	LIMITS		TEST
SYMBOL	A.C. PARAMETER	MIN	MAX	UNITS	CONDITIONS
t <sub>PLH</sub>	Propagation Delay, I <sub>X</sub> to CO	-	350	ns	
t <sub>PHL</sub>		-	275	ns	
t <sub>PLH</sub>	Propagation Delay, CP to CO	-	260	ns	
t <sub>PHL</sub>		-	220	ns	
t <sub>PLH</sub>	Propagation Delay, CO to Qn	-	(Note 2)	ns	
t <sub>PHL</sub>	1	-	(Note 2)	ns	
t <sub>PLH</sub>	Propagation Delay, CO to Z	-	85	ns	,
t <sub>PHL</sub>	<u> </u>	-	75	ns	
t <sub>TLH</sub>	Output Transition Time (Except O <sub>X</sub> )		160	ns	$V_{CC} = 4.5V$ $C_L \le 7pF \text{ on } O_X$
t <sub>THL</sub>	1	-	75	ns	C <sub>L</sub> = 50pF (Note 1)
t <sub>s</sub>	Set-Up Time, Select to CO	350	-	ns	, ,
t <sub>h</sub>	Hold Time, Select to CO	0		ns	1
ts	Set-Up Time, I <sub>M</sub> to CO	350	-	ns	]
t <sub>h</sub>	Hold Time, I <sub>M</sub> to CO	0		ns	1
t <sub>wCP</sub> (L)	Minimum Clock Pulse Width, Low (Notes 3, 4)	120	-	ns	1
t <sub>wCP</sub> (H)	Minimum Clock Pulse Width, High (Notes 3, 4)	120	-	ns	1
t <sub>wCP</sub> (L)	Minimum I <sub>X</sub> Pulse Width, Low (Note 4)	160	-	ns	1
t <sub>wCP</sub> (H)	Minimum I <sub>X</sub> Pulse Width, High (Note 4)	160		ns	l
t <sub>PLH</sub>	Propagation Delay I <sub>X</sub> to CO	-	300	ns	
t <sub>PHL</sub>	7		250	ns	
t <sub>PLH</sub>	Propagation Delay CP to CO	-	215	ns	
t <sub>PHL</sub>	7	-	195	ns	1
t <sub>PLH</sub>	Propagation Delay CO to Qn	1 -	(Note 2)	ns	$V_{CC} = 4.5V$ $C_1 \le 7pF \text{ on } O_X$
t <sub>PHL</sub>	1	-	(Note 2)	ns	C <sub>L</sub> = 15pF (Note 1)
t <sub>PLH</sub>	Propagation Delay CO to Z		75	ns	(,
t <sub>PHL</sub>	1	-	65	ns	1
t <sub>TLH</sub>	Output Transition Time (Except O <sub>X</sub> )	-	80	ns	1
t <sub>THL</sub>	1		40	ns	1


#### NOTES:

- 1. Propagation Delays ( $t_{PLH}$  and  $t_{PHL}$ ) and Output Transition Times ( $t_{TLH}$  and  $t_{THL}$ ) will change with Output Load Capacitance ( $C_L$ ). Setup Times ( $t_a$ ), Hold Times ( $t_h$ ), and Minimum Pulse Widths ( $t_w$ ) do not vary with load capacitance.
- 2. For multichannel operation, Propagation Delay (CO to Qn) plus Set-Up Time, Select to CO, is guaranteed to be ≤ 367ns.
- 3. The first High Level Clock Pulse after  $\overline{E}_{CP}$  goes Low must be at least 350ns long to guarantee reset of all Counters.
- 4. It is recommended that input rise and fall times to the clock inputs (CP,  $I_X$ ) be less than 15ns.

# Capacitance T<sub>A</sub> = +25°C; Frequency = 1MHz


SYMBOL	PARAMETER	TYPICAL	UNITS	CONDITIONS		
C <sub>IN</sub>	Input Capacitance	7	pF	All measurements are referenced the device GND		
C <sub>OUT</sub>	Output Capacitance	15	pF	UBVICE CIND		

# Switching Waveforms



NOTE: Set-Up and Hold Times are shown as positive values but may be specified as negative values.

# AC Testing Input, Output Waveform



NOTE: AC Testing: All input signals must switch between V<sub>IL</sub> and V<sub>IH</sub>. Input rise and fall times are driven at 1nsec per volt.