# Ultra High-Speed, High-Resolution, Single-/Dual-Supply TTL Comparators 


#### Abstract

General Description The MAX915/MAX916 high-speed, single and dual TTL voltage comparators eliminate oscillation by separating the comparator input and output stages with a negative edgetriggered master/slave flip-flop. Comparator propagation delay is typically 6 ns, and is insensitive to input overdrive. The MAX915 and MAX916 resolve input signals as small as 2 mV and 2.4 mV , respectively. These comparators operate either from dual supplies or from a single +5 V supply. The input common-mode voltage range extends below the negative supply rail, allowing ground-sensing applications with a single +5 V supply. The MAX915 is a single TLL comparator, available in 8 -pin DIP and SO packages. The MAX916 is a dual version available in 16 -pin DIP and SO packages. For equivalent devices with complementary ECL outputs and 2ns propagation delay, see the single/dual MAX905/MAX906.


## Applications

High-Speed A/D Converters
High-Speed Line Receivers
Peak Detectors
Threshold Detectors
High-Speed Triggers
Synchronous Data Discriminators
Pin Configurations

Features
Oscillation Free: Clocked Architecture
( Propagation Delay Insensitive to Overdrive
Single +5 V or Dual $\pm 5 \mathrm{~V}$ Supplies
2mV Input Resolution (MAX915)
Input Range Includes Negative Supply Rail
Low Power: 14mA (70mW) per Comparator, +5 V
1.5ns Setup Time with 5 mV Overdrive
No Minimum Requirement for Input Signal
Slew Rate
Complementary TTL Outputs

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX915CPA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX915CSA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 SO |
| MAX915C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice $^{*}$ |
| MAX915EPA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX915ESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO |
| MAX915MJA | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 CERDIP |
| MAX916CPE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX916CSE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX916C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice ${ }^{*}$ |
| MAX916EPE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX916ESE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Narrow SO |

* Contact factory for dice specifications.

Functional Diagram


Maxim Integrated Products

# Ultra High-Speed, High-Resolution, Single-/Dual-Supply TTL Comparators 

## ABSOLUTE MAXIMUM RATINGS



| 8-Pin Plastic DIP (derate $9.09 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) $\ldots . .727 \mathrm{~m}$ <br> 8 -Pin SO (derate $5.88 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )................. 471 m <br> 8-Pin CERDIP (derate $8.00 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )......... 640 m <br> 16-Pin Plastic DIP (derate $10.53 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ).... 842 m <br> 16-Pin Narrow SO (derate $8.70 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) .. 696 m <br> Storage Temperature Range $\qquad$ $65^{\circ} \mathrm{C}$ to $+150^{\circ}$ Junction Temperature Range . $\qquad$ $-65^{\circ} \mathrm{C}$ to +170 |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)


# Ultra High-Speed, High-Resolution, Single-/Dual-Supply TTL Comparators 

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. $)$


Note 1: Guaranteed by design. Input referred noise voltage uncertainty is specified over the full bandwidth of the device.
Note 2: Common-mode rejection ratio is tested over the full common-mode range. The common-mode range for dual-supply operation is from $(\mathrm{V}--0.1 \mathrm{~V})$ to $(\mathrm{V}+-2.2 \mathrm{~V})$. The common-mode range for single-supply operation is from -0.1 V to ( $\mathrm{V}_{+}-2.2 \mathrm{~V}$ ).
Note 3: Tested for $4.75 \mathrm{~V}<\mathrm{V}+<5.25 \mathrm{~V}$ and $-5.25 \mathrm{~V}<\mathrm{V}-<0 \mathrm{~V}$.
Note 4: TTL output voltage high and low tested with $\mathrm{V}_{+}=4.75 \mathrm{~V}$, $\mathrm{IOH}=4 \mathrm{~mA}, \mathrm{IOL}=8 \mathrm{~mA}$.
Note 5: $\quad \mathrm{I}_{+}, \mathrm{I}$-, and PD tested for worst-case condition of $\mathrm{V}+=5.25 \mathrm{~V}$ and $\mathrm{V}-=-5.25 \mathrm{~V}$. Output not loaded.
Note 6: Guaranteed by design. Measured in a high-speed fixture with $C_{L}=15 \mathrm{pF}, \mathrm{I}_{\mathrm{Q}}=2 \mathrm{~mA}$. See Figure 1 for timing parameter definitions. Guaranteed for both single- and dual-supply operation.
Note 7: Propagation delay measured with an input signal of 100 mV , with 5 mV overdrive.
Note 8: Propagation delay skew is defined as the difference in tpD for the complementary outputs, Q and $\bar{Q}$ (see Figure 1).
Note 9: Clock input voltage rise and fall times should not exceed 100ns for correct triggering of comparator.

## Ultra High-Speed, High-Resolution, Single-/Dual-Supply TTL Comparators



# Ultra High-Speed, High-Resolution, Single-/Dual-Supply TTL Comparators 



## Ultra High-Speed, High-Resolution, Single-/Dual-Supply TTL Comparators

|  |  | MAX915 |  |
| :---: | :---: | :--- | :---: |
| PIN | NAME | FUNCTION |  |
| 1 | $V_{+}$ | Positive Supply |  |
| 2 | IN+ | Noninverting Input |  |
| 3 | IN- | Inverting Input |  |
| 4 | V- | Negative Supply. Connect to GND <br> for single-supply operation. |  |
| 5 | CLK | Clock Input |  |
| 6 | GND | Ground |  |
| 7 | Q | TTL Output |  |
| 8 | $\bar{Q}$ | Complementary TTL Output |  |

## Detailed Description

The MAX915 (single) and MAX916 (dual) are very highspeed TTL-compatible comparators. Each has an internal negative edge-triggered master/slave D flip-flop, and complementary TLL outputs. Unlike other TTL comparators, this architecture breaks the input-to-output signal path to accomplish the following:

1) Prevent oscillations caused by unwanted parasitic feedback when the comparator is in its linear region. No minimum input slew rate is required.
2) Maintain a constant propagation delay with varying input overdrive.
The comparator can be divided into three stages, as shown in the Functional Diagram:
3) Input Amplifier
4) Master/Slave D Flip-Flop
5) TTL Output Stage

Input Amplifier
The comparator input amplifier is fully differential. Input offset voltage is trimmed to less than 1.5 mV (MAX915) or 2 mV (MAX916) at $+25^{\circ} \mathrm{C}$. Input common-mode range extends from 100 mV below the negative supply rail (V-) to 2.2 V below the positive supply ( $\mathrm{V}+$ ). Total commonmode input voltage range is 7.9 V when operating from $\pm 5 \mathrm{~V}$ supplies.

Pin Descriptions

| MAX916 |  |  |
| :---: | :---: | :---: |
| PIN | NAME | FUNCTION |
| 1 | QA | TTL Output, Channel A |
| 2 | QA | Complementary TTL Output, Channel A |
| 3 | GND | Ground |
| 4 | CLKA | Clock Input, Channel A |
| 5,12 | N.C. | No Connect. Not internally connected. |
| 6 | V- | Negative Supply. Connect to GND for single-supply operation. |
| 7 | INA- | Inverting Input, Channel A |
| 8 | INA+ | Noninverting Input, Channel A |
| 9 | INB+ | Noninverting Input, Channel B |
| 10 | INB- | Inverting Input, Channel B |
| 11 | V+ | Positive Supply |
| 13 | CLKB | Clock Input, Channel B |
| 14 | GND | Ground |
| 15 | QB | Complementary TTL Output, Channel B |
| 16 | QB | TTL Output, Channel B |

The input amplifier has no built-in hysteresis. External resistors should not be connected with the aim of creating hysteresis. The master/slave flip-flop makes hysteresis unnecessary, and impossible to add externally.

A comparator's ability to resolve small signal differencesits resolution-is affected by various factors. The most significant of these are: input offset voltage (Vos), input referred noise (en), common-mode rejection error, and power-supply rejection error. If the source has a high impedance, input bias and offset currents may also impact resolution. Avoid unbalanced source impedances.

# Ultra High-Speed, High-Resolution, Single-/Dual-Supply TTL Comparators 

The MAX915 can compare input signals as small as 2.0 mV over the entire common-mode voltage range ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ). Similarly, the MAX916 can resolve input signals of less than 2.4 mV (see Table 1).

## Master/Slave D Flip-FIop

The negative edge-triggered master/slave D flip-flop incorporates two D latches, which makes propagation delay independent of input overdrive (VOD). When open, the master latch samples the output of the input amplifier; when closed, it holds the sampled data. When open, the slave latch samples the output of the master latch; when closed, it holds the sampled data. The master and slave latches are open on opposite phases of the clock, preventing a direct path from input to output at all times. This makes the MAX915 and MAX916 different from comparators with simple output latches, and delivers high-speed performance without oscillations, even with slow-moving input signals.
The input amplifier continuously monitors the input signal. The master latch samples the output of the input amplifier when the clock is high. The data is held by the master latch and is transferred to the slave latch only on the clock's falling edge. The TTL outputs do not change on the clock's rising edge.

Clock Cycle
When the clock is high, the master stage is transparent, and the data at the slave output is latched. On the clock's falling edge, the input data is latched into the master stage, just before the slave stage becomes transparent and the new data becomes valid at the output. On the clock's rising edge, the slave latches the data at its input (which is also present at the flip-flop's output), just before the master becomes transparent to new data

at its input. Thus the comparator's inputs are sampled and the new data is transferred to the TLL outputs on the falling edge of the clock.

TTL Output Stage
The complementary TTL outputs can drive high-speed Schottky TTL with a fan-out of four.

## Applications Information

Maximum Clock Rate
The maximum permitted clock rate exceeds 50 MHz and is a function of the device's propagation delay. The maximum output toggle rate is half the clock frequency because the comparator triggers only on the falling edge of each clock cycle.

Table 1. Input-Referred Error/Resolution

| TEMPERATURE | ERROR/RESOLUTION | MAX915 | MAX916 | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | RMS error | 2.0 | 2.4 | mV |
|  | Worst-case error | 3.4 | 3.9 | mV |
|  | Rsource* | 3.4 | 3.9 | $\mathrm{k} \Omega$ |
| $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | RMS error | 2.5 | 3.4 | mV |
|  | Worst-case error | 4.2 | 5.2 | mV |
|  | Rsource* | 2.1 | 2.6 | $\mathrm{k} \Omega$ |

*RSOURCE is the balanced source resistance that will contribute the same input-referred error as the sum of the worst-case errors from the other four sources (VOS, CMRR, $e_{\mathrm{n}}$, PSRR)

## Ultra High-Speed, High-Resolution, Single-/Dual-Supply TTL Comparators



Power Supplies
The MAX915/MAX916 are tested while operating from $\pm 5 \mathrm{~V}$ supplies, providing an input common-mode voltage range (VCMR) of $7.9 \mathrm{~V}(-5.1 \mathrm{~V}$ to $+2.8 \mathrm{~V})$ (see Figure 2). Operation from a single +5 V supply provides a VCMR from -0.1 V to +2.2 V below $\mathrm{V}+(-0.1 \mathrm{~V}$ to $+2.8 \mathrm{~V})$. Connect V - to GND for single-supply operation (see Figure 3).
The $\mathrm{V}+$ supply provides power to the analog input stage and to the digital circuitry, whereas the V - supply only powers the analog section. Pay special attention to bypassing the $\mathrm{V}_{+}$pin if the $\mathrm{V}_{+}$supply is noisy.

Input Slew Rate
The MAX915/MAX916's master/slave architecture eliminates the minimum input slew-rate requirement common to standard comparator architectures. As long as the comparator is clocked after the minimum data-to-clock setup time requirement, and the input is greater than the comparator's total DC error, the output will be valid without oscillations. It is not necessary to bypass the input, even if the input signal is very slow moving.

## Board Layout and Bypassing

As with all high-speed components, careful high-speed board layout and bypassing are essential for optimal performance; although forgiving, the clocked architecture is not a substitute for good layout and decoupling. A printed circuit board with an unbroken ground plane is recommended. Pay close attention to the bandwidth of the bypass components, and keep ground leads short. Avoid sockets; solder the IC and other components directly to the board to minimize unwanted parasitic capacitance.


Figure 3. Single-Supply Operation

Bypass $\mathrm{V}_{+}$and V - to GND with 100 nF ceramic capacitors placed very close to the IC supply pins. Keep the leads of through-hole capacitors as short as possible. Do not connect bypass capacitors directly from $\mathrm{V}+$ to V -.

## Chip Topography


( ) INDICATE MAX915 CALLOUTS.
TRANSISTOR COUNT: MAX915-82; MAX916-164; SUBSTRATE CONNECTED TO V-.

[^0] implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

8 Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600
© 1993 Maxim Integrated Products Printed USA MMXIMI is a registered trademark of Maxim Integrated Products.


[^0]:    Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are

