SN54LS257B, SN54LS258B, SN54S257, SN54S258 SN74LS257B, SN74LS258B, SN74S257, SN74S258 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS SDLS148 – OCTOBER 1976 – REVISED MARCH 1988

- Three-State Outputs Interface Directly with System Bus
- 'LS257B and 'LS258B Offer Three Times the Sink-Current Capability of the Original 'LS257 and 'LS258
- Same Pin Assignments as SN54LS157, SN74LS157, SN54S157, SN74S157, and SN54LS158, SN74LS158, SN54S158, SN74S158
- Provides Bus Interface from Multiple Sources in High-Performance Systems

	AVERAGE PROPAGATION	TYPICAL
	DELAY FROM	POWER
	DATA INPUT	DISSIPATIONT
'LS257B	9 ns	55 mW
'LS258B	9 ns	55 mW
'S257	4.8 ns	320 mW
'S258	4 ns	280 mW
'LS258B 'S257	DATA INPUT 9 ns 9 ns 4.8 ns	DISSIPATION <sup>†</sup> 55 mW 55 mW 320 mW

<sup>†</sup>Off state (worst case)

#### description

These devices are designed to multiplex signals from four-bit data sources to four-output data lines in busorganized systems. The 3-state outputs will not load the data lines when the output control pin  $(\overline{G})$  is at a highlogic level.


Series 54LS and 54S are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C; Series 74LS and 74S are characterized for operation from 0°C to 70°C.

SN54LS257B, SN54S257, SN54LS258B, SN54S258...J OR W PACKAGE SN74LS257B, SN74S257, SN74LS258B, SN74S258...D OR N PACKAGE

#### (TOP VIEW)

Ā/B[	1	$U_{16}$	□vcc
1AC	2	15	G
1BC	3	14	<b>4</b> A
1Y[	4	13	] 4B
2A 🗌	5	12	□4Y
2вС	6	11	] 3A
2 Y 🗌	7	10	□зв
GND	8	9	]] 3Y





NC-No internal connection.

	FUN	CTION	ТАВ	LE	
	INPUTS			OUTE	Y TU
OUTPUT CONTROL	SELECT	A	B	′LS257В ′S257	'LS258B 'S258
н	х	х	Х	Z	Z
L	L,	L	Х	L	н
L.	L	н	х	н	L
L	н	Х	L	L	н
L	Н	х	Н	н	L

H = high level, L = low level, X = irrelevant,


Z = high impedance (off)




### SN54LS257B, SN54LS258B, SN54S257, SN54S258 SN74LS257B, SN74LS258B, SN74S257, SN74S258 **QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS** SDLS148 – OCTOBER 1976 – REVISED MARCH 1988


### logic diagrams (positive logic)










### logic symbols<sup>†</sup>










<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.




# SN54LS257B, SN54LS258B, SN54S257, SN54S258 SN74LS257B, SN74LS258B, SN74S257, SN74S258 **QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS**

SDLS148 – OCTOBER 1976 – REVISED MARCH 1988

### schematics of inputs and outputs



'S257, 'S258



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	
Input voltage: 'LS257B, 'LS258B Circuit	····· 7 V
'S257, 'S258 Circuits	5.5 V
Off-state output voltage	5.5 V
Operating free-air temperature range: SN	<sup>4</sup> LS', SN54S' Circuits
	4LS', SN74S' Circuits 0°C to 70°C
Storage temperature range	

NOTE 1: Voltage values are with respect to network ground terminal.



### SN54LS257B, SN54LS258B, SN54S257, SN54S258 SN74LS257B, SN74LS258B, SN74S257, SN74S258 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SDLS148 - OCTOBER 1976 - REVISED MARCH 1988

#### recommended operating conditions

			S	N54LS	57		SN74LS	5'	
		MIN		NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	;	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2	2			2			V
VIL	Low-level input voltage				0.7			0.8	V
ЮН	High-level output current				- 1			- 2.6	mA
IOL	Low-level output current				12			24	mA
TA	Operating free-air temperature	- 55	;		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

1	PARAMETER	TE	ST CONDITION	uet		SN54LS	s'		SN74LS	5'	
		• •			MIN	түр‡	MAX	MIN	TYP‡	MAX	UNIT
VIK		V <sub>CC</sub> = MIN,	1 <sub>I</sub> = 18 mA				- 1.5			1.5	V
VOH		V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = MAX,	2.4	3.4		2.4	3.1		v
VOL		$V_{CC} = MIN,$	V <sub>IH</sub> = 2 V,	I <sub>OL</sub> = 12 mA	0.25 0.4			0.25	0.4	<u> </u>	
		VIL = MAX,		I <sub>OL</sub> = 24 mA			(		0.35	0.5	V
<sup>I</sup> OZH			V <sub>IH</sub> = 2 V,	V <sub>O</sub> = 2.7 V			20			20	μA
IOZL		V <sub>CC</sub> -MAX,	V <sub>1H</sub> = 2 V,	V <sub>O</sub> = 0.4 V			20			- 20	μΑ
1		V <sub>CC</sub> = MAX,	V] = 7 V				0.1			0.1	mA
<u>_IH</u>		$V_{CC} = MAX,$	V1 = 2.7 V				20			20	μΑ
<u>կլ</u>		V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V				- 0.4			- 0.4	mA
loss		V <sub>CC</sub> = MAX,			- 30		- 130	- 30		- 130	mA
	All outputs high					8	12		8	12	
	All outputs low			'LS257B		12	18		12	18	1
	All outputs off		Cas Nata O			13	19		13	19	1
lcc	All outputs high	$V_{CC} = MAX,$	See Note 2			6	9		6	9	1 mA
	All outputs low			'LS258B		10	15		10	15	1
	All outputs off					11	16		11	16	1

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

§Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

NOTE 2: ICC is measured with all outputs open and all possible inputs grounded while achieving the stated output conditions.

### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C, R<sub>L</sub> = 667 $\Omega$

PARAMETER	FROM	то	TEST CON	DITIONS		'LS257	В		В	UNIT			
	(INPUT)	(OUTPUT)	TEST CON	MIN	ТҮР	MAX	MIN	ТҮР	MAX				
<sup>t</sup> PLH	Data	Any				8	13		7	12			
<sup>t</sup> PHL	Data	Ally				10	15		11	17	ns		
<sup>t</sup> PLH	Select	Any	$C_{L} = 45  pF$ ,	See Note 3		16	21		14	21			
tph L	001000				CL - 45 pF,	See Note 3		17	24		19	24	ns
<sup>t</sup> PZH	Output					15	30		15	30			
<sup>t</sup> PZL	Control						19	30		20	30	ns	
<sup>t</sup> PHZ	Output	Δον		See Mate 2		18	30		18	30			
tplz	Control	Any	C <sub>L</sub> = 5 pF,	See Note 3		16	25		16	25	ns		

 $f_{tpLH}$  = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

tpzH = output enable time to high level

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

tpzL = output enable time to low level

tpHZ = output disable time from high level

tpLZ = output disable time from low level



### SN54LS257B, SN54LS258B, SN54S257, SN54S258 SN74LS257B, SN74LS258B, SN74S257, SN74S258 **QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS**

SDLS148 - OCTOBER 1976 - REVISED MARCH 1988

#### recommended operating conditions

		SN54S'		SN74S'			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-2			6.5	mA
Low-level output current, IOL			20			20	mA
Operating free-air temperature, TA	55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

							'S257			<b>'S</b> 258		UNIT
	PARAME	TER	TEST	CONDITIONS	Ì	MIN	түр‡	MAX	MIN	түр‡	MAX	UNT
VIH	High-level input	voltage				2			2			V
VIL	Low-level input							0.8			0.8	V
VIK	Input clamp vol		Vcc = MIN,	lı = -18 mA				1.2			-1.2	V
	High-level output voltage		$V_{CC} = MIN,$ $V_{IL} = 0.8 V,$	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -1 mA	SN74S'	2.7			2.7			v
∨он	High-level outpu	ut voltage	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	SN54S'	2.4	3.4		2.4	3.4		Ť
			VIL = 0.8 V,	I <sub>OH</sub> = MAX	SN74S'	2.4	3.2		2.4	3.2		
VOL	Low-level output	ut voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>1H</sub> = 2 V, I <sub>OL</sub> = 20 mA				0.5			0.5	v
Iozh	Off-state output		$V_{CC} = MAX,$ $V_{O} = 2.4 V$	V <sub>IH</sub> = 2 V,				50			50	μA
IOZL	Off-state outpu	t current,	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0.5 V	V <sub>IH</sub> = 2 V,				-50			-50	μΑ
lį.	Input current a input voltage	t maximum	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V				1			1	mA
	High-level	S input		N 0 7 M		1		100			100	μΑ
ЧΗ	input current	Any other	V <sub>CC</sub> = MAX,	v] = 2.7 v				50			50	
	Low-level	S input		N - OEM				4			-4	- mA
ЧL	input current	Any other	V <sub>CC</sub> = MAX	v j = 0.5 v				-2			2	
los	Short-circuit ou	Itput current §	V <sub>CC</sub> = MAX			-40		-100	-40		-100	mA
		All outputs high					44	68		36	56	
Icc	Supply current	All outputs low	V <sub>CC</sub> = MAX,	, See Note 2			60	93		52	81	mA
		All outputs off	]				64	99		56	87	

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

\$ Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

NOTE 2: ICC is measured with all outputs open and all possible inputs grounded while achieving the stated output conditions.

#### switching characteristics, VCC = 5 V, TA = 25°C, RL = 280 $\Omega$

	FROM	то	TEST	<b>'</b> \$257				UNIT		
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	וואוטן
<sup>t</sup> PLH					5	7.5		4	6	ns
tPHL	Data	Any			4.5	6.5		4	6	
tPLH			C <sub>L</sub> = 15 pF,		8.5	15		8	12	ns
tPHL	Select	Any	See Note 3		8.5	15		7.5	12	113
tPZH	Output		1		13	19.5		13	19.5	ns
tPZL	Control	Αηγ			14	21		14	21	1
tPHZ	Output	<u> </u>	$C_L = 5  pF$ ,		5.5	8.5		5.5	8.5	ns
tPLZ	Control	Any	See Note 3		9	14		9	14	

¶f<sub>max</sub> = Maximum clock frequency

tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

tpZH = output enable time to high level

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

tPZL ≡ output enable time to low level  $t_{PHZ} \equiv$  output disable time from high level

 $t_{PLZ} \equiv$  output disable time from low level





28-Nov-2015

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-7603701VEA	NRND	CDIP	J	16	25	TBD	A42	N / A for Pkg Type	-55 to 125	5962-7603701VE A SNV54LS257BJ	
5962-7603701VFA	NRND	CFP	W	16	25	TBD	A42	N / A for Pkg Type	-55 to 125	5962-7603701VF A SNV54LS257BW	
5962-7603701VFA	NRND	CFP	W	16	25	TBD	A42	N / A for Pkg Type	-55 to 125	5962-7603701VF A SNV54LS257BW	
7603701EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7603701EA SNJ54LS257BJ	Samples
7603701EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7603701EA SNJ54LS257BJ	Samples
7603701FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7603701FA SNJ54LS257BW	Samples
7603701FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7603701FA SNJ54LS257BW	Samples
76038012A	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	76038012A SNJ54LS 258BFK	
76038012A	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	76038012A SNJ54LS 258BFK	
7603801EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7603801EA SNJ54LS258BJ	Samples
7603801EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7603801EA SNJ54LS258BJ	Samples
7603801FA	NRND	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7603801FA SNJ54LS258BW	
7603801FA	NRND	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7603801FA SNJ54LS258BW	
8002301EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	8002301EA SNJ54S258J	Samples
8002301EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	8002301EA SNJ54S258J	Samples

28-Nov-2015



www.ti.com

Orderable Device	Status	Package Type	-	Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Sample
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
8002301FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	8002301FA SNJ54S258W	Sample
8002301FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	8002301FA SNJ54S258W	Sample
JM38510/07906BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07906BEA	Sampl
JM38510/07906BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07906BEA	Sampl
JM38510/07906BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07906BFA	Sampl
JM38510/07906BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07906BFA	Sampl
JM38510/30906B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30906B2A	Sampl
JM38510/30906B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30906B2A	Samp
JM38510/30906BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30906BEA	Samp
JM38510/30906BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30906BEA	Samp
JM38510/30906BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30906BFA	Samp
JM38510/30906BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30906BFA	Samp
M38510/07906BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07906BEA	Samp
M38510/07906BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07906BEA	Samp
M38510/07906BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07906BFA	Samp
M38510/07906BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07906BFA	Samp
M38510/30906B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30906B2A	Samp
M38510/30906B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30906B2A	Samp



28-Nov-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Sample
M38510/30906BEA	(1) ACTIVE	CDIP	J	16	1	(2) TBD	(6) A42	(3) N / A for Pkg Type	-55 to 125	(4/5) JM38510/ 30906BEA	Sampl
M38510/30906BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30906BEA	Sampl
M38510/30906BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30906BFA	Sampl
M38510/30906BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30906BFA	Sampl
SN54LS257BJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS257BJ	Sampl
SN54LS257BJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS257BJ	Sampl
SN54LS258BJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS258BJ	Sampl
SN54LS258BJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS258BJ	Samp
SN54S257J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54S257J	Samp
SN54S257J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54S257J	Samp
SN54S258J	NRND	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54S258J	
SN54S258J	NRND	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54S258J	
SN74LS257BD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS257B	Samp
SN74LS257BD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS257B	Samp
SN74LS257BDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS257B	Samp
SN74LS257BDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS257B	Samp
SN74LS257BDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS257B	Samp
SN74LS257BDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS257B	Samp
SN74LS257BDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS257B	Samp
SN74LS257BDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS257B	Samp



28-Nov-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LS257BN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS257BN	Samples
SN74LS257BN	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS257BN	Samples
SN74LS257BN3	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI	0 to 70		
SN74LS257BN3	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI	0 to 70		
SN74LS257BNE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS257BN	Samples
SN74LS257BNE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS257BN	Samples
SN74LS257BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS257B	Samples
SN74LS257BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS257B	Samples
SN74LS258BD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS258B	Samples
SN74LS258BD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS258B	Samples
SN74LS258BDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS258B	Samples
SN74LS258BDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS258B	Samples
SN74LS258BN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS258BN	Samples
SN74LS258BN	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS258BN	Samples
SN74LS258BN3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	0 to 70		
SN74LS258BN3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	0 to 70		
SN74S257N	NRND	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74S257N	
SN74S257N	NRND	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74S257N	
SN74S257N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	0 to 70		
SN74S257N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	0 to 70		
SN74S258DR	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	0 to 70		



28-Nov-2015

Orderable Device		Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74S258DR	OBSOLETE		D	16		TBD	Call TI	Call TI	0 to 70		
SN74S258N	OBSOLETE		N	16		TBD	Call TI	Call TI	0 to 70		
SN74S258N	OBSOLETE		N	16		TBD	Call TI	Call TI	0 to 70		
SN74S258N3	OBSOLETE		N	16		TBD	Call TI	Call TI	0 to 70		
SN74S258N3	OBSOLETE		N	16		TBD	Call TI	Call TI	0 to 70		
SNJ54LS257BFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54LS 257BFK	Sample
SNJ54LS257BFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54LS 257BFK	Sample
SNJ54LS257BJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7603701EA SNJ54LS257BJ	Sample
SNJ54LS257BJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7603701EA SNJ54LS257BJ	Sample
SNJ54LS257BW	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7603701FA SNJ54LS257BW	Sample
SNJ54LS257BW	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7603701FA SNJ54LS257BW	Sample
SNJ54LS258BFK	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	76038012A SNJ54LS 258BFK	
SNJ54LS258BFK	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	76038012A SNJ54LS 258BFK	
SNJ54LS258BJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7603801EA SNJ54LS258BJ	Sample
SNJ54LS258BJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7603801EA SNJ54LS258BJ	Sample
SNJ54LS258BW	NRND	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7603801FA SNJ54LS258BW	
SNJ54LS258BW	NRND	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7603801FA SNJ54LS258BW	
SNJ54S257FK	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54S 257FK	
SNJ54S257FK	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54S 257FK	



28-Nov-2015

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SNJ54S257J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54S257J	Samples
SNJ54S257J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54S257J	Samples
SNJ54S257W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54S257W	Samples
SNJ54S257W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54S257W	Samples
SNJ54S258FK	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54S 258FK	
SNJ54S258FK	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54S 258FK	
SNJ54S258J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	8002301EA SNJ54S258J	Samples
SNJ54S258J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	8002301EA SNJ54S258J	Samples
SNJ54S258W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	8002301FA SNJ54S258W	Samples
SNJ54S258W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	8002301FA SNJ54S258W	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

28-Nov-2015

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LS257B, SN54LS257B-SP, SN54LS258B, SN54S257, SN54S258, SN74LS257B, SN74LS258B, SN74S257, SN74S258 :

- Catalog: SN74LS257B, SN54LS257B, SN74LS258B, SN74S257, SN74S258
- Military: SN54LS257B, SN54LS258B, SN54S257, SN54S258
- Space: SN54LS257B-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

# PACKAGE MATERIALS INFORMATION

www.ti.com

### TAPE AND REEL INFORMATION

### REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nomina	I											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS257BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LS257BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LS258BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS257BDR	SOIC	D	16	2500	333.2	345.9	28.6
SN74LS257BNSR	SO	NS	16	2000	367.0	367.0	38.0
SN74LS258BDR	SOIC	D	16	2500	333.2	345.9	28.6

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP2-F16



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated