

DGG OR DL PACKAGE

SCES017G-JULY 1995-REVISED SEPTEMBER 2004

FEATURES

- Member of the Texas Instruments Widebus™ Family
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22 - 2000-V Human-Body Model (A114-A)

 - 200-V Machine Model (A115-A)

DESCRIPTION/ORDERING INFORMATION

This 12-bit to 24-bit bus exchanger is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74ALVCH16271 is intended for applications in which two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. This device is particularly suitable as an interface between conventional DRAMs and high-speed microprocessors.

A data is stored in the internal A-to-B registers on the low-to-high transition of the clock (CLK) input, provided that the clock-enable (CLKENA) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port.

Transparent latches in the B-to-A path allow asynchronous operation to maximize memory access throughput. These latches transfer data when the latch-enable (LE) inputs are low. The select (SEL) line selects 1B or 2B data for the A outputs. Data flow is controlled by the active-low output enables (OEA, OEB).

	(TOP VI	EW))
OEA [LE1B [2B3 [1 2 3	56 55 54	F
GND [4	53] GND
2B2 [5	52] 2B5
2B1 [6	51] 2B6
V _{CC} [7	50] V _{CC}
A1 [8	49	F
A2 [9	48] 2B8
A3 [47] 2B9
GND [11	46	
A4 [12] 2B10
A5 [13	44] 2B11
A6 [14	43] 2B12
A7 [15	42] 1B12
A8 [16	41] 1B11
A9 [17] 1B10
GND [18	39] GND
A10 [19	38] 1B9
A11 [20	37] 1B8
A12 [21	36] 1B7
V _{CC}	22	35]V _{cc}
1B1 [23	34] 1B6
1B2 [24	33] 1B5
GND [25	32] GND
1B3 [26	31] 1B4
LE2B	27	30	CLKENA1
SEL [28	29] CLK

To ensure the high-impedance state during power up or power down, the output enables should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

ORDERING INFORMATION

T _A	PACK	AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SSOP - DL	Tube	SN74ALVCH16271DL	ALVCH16271	
-40°C to 85°C	330F - DL	Tape and reel	SN74ALVCH16271DLR	ALVCH16271	
	TSSOP - DGG	Tape and reel	SN74ALVCH16271DGGR	ALVCH16271	

(1) Package drawings, standard packing guantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

SCES017G-JULY 1995-REVISED SEPTEMBER 2004

FUNCTION TABLES

OUTPUT ENABLE

INP	UTS	OUTPUTS		
OEA	OEB	Α	1B, 2B	
Н	Н	Z	Z	
н	L	Z	Active	
L	н	Active	Z	
L	L	Active	Active	

A-TO-B STORAGE ($\overline{OEB} = L$)

	INPU	OUTPUTS			
CLKENA1	CLKENA2	CLK	Α	1B	2B
Н	Н	Х	Х	1B ₀ ⁽¹⁾	2B ₀ ⁽¹⁾
L	Х	\uparrow	L	L	Х
L	Х	\uparrow	н	Н	Х
Х	L	\uparrow	L	Х	L
Х	L	\uparrow	Н	A ₀	н

(1) Output level before the indicated steady-state input conditions were established


B-TO-A STORAGE ($\overline{OEA} = L$)

	INPUTS							
LE	SEL	1B	2B	Α				
Н	Х	Х	Х	A ₀ ⁽¹⁾				
н	х	Х	Х	A ₀ ⁽¹⁾ A ₀ ⁽¹⁾				
L	н	L	Х	L				
L	н	Н	Х	н				
L	L	Х	L	L				
L	L	Х	Н	Н				

(1) Output level before the indicated steady-state input conditions were established



SCES017G-JULY 1995-REVISED SEPTEMBER 2004



LOGIC DIAGRAM (POSITIVE LOGIC)

SCES017G-JULY 1995-REVISED SEPTEMBER 2004



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
V		Except I/O ports ⁽²⁾	-0.5	4.6	
VI	Input voltage range	I/O ports ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	V
Vo	Output voltage range ⁽²⁾⁽³⁾	I	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through each V _{CC} or GN	ND		±100	mA
0	Declares the surrel impredence (4)	DGG package		64	°C/W
θ_{JA}	Package thermal impedance ⁽⁴⁾	DL package		56	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 4.6 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT	
V _{CC}	Supply voltage		1.65	3.6	V	
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$				
VIH	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		V	
		V_{CC} = 2.7 V to 3.6 V	2			
		V _{CC} = 1.65 V to 1.95 V		$0.35 imes V_{CC}$		
VIL	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
VI	Input voltage		0	V _{CC}	V	
Vo	Output voltage		0	V _{CC}	V	
		V _{CC} = 1.65 V		-4	mA	
		V _{CC} = 2.3 V		-12		
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12		
		$V_{CC} = 3 V$		-24		
		V _{CC} = 1.65 V		4		
		V _{CC} = 2.3 V		12 12		
I _{OL}	Low-level output current	V _{CC} = 2.7 V				
		$V_{CC} = 3 V$	24			
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V	
T _A	Operating free-air temperature		-40	85	°C	

(1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES017G-JULY 1995-REVISED SEPTEMBER 2004

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾ MAX	UNIT
	I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2		
	I _{OH} = -4 mA	1.65 V	1.2		
	I _{OH} = -6 mA	2.3 V	2		
V _{OH}		2.3 V	1.7		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
	I _{OH} = -24 mA	1.65 V 1.2 2.3 V 2 2.3 V 1.7 2.7 V 2.2			
	I _{OL} = 100 μA	1.65 V to 3.6 V		0.2	
	I _{OL} = 4 mA	1.65 V		0.45	
V _{OL}	I _{OL} = 6 mA	2.3 V		0.4	V
	1 12	2.3 V		0.7	v
	$I_{OL} = 12 \text{ mA}$	2.7 V		0.4	
	I _{OL} = 24 mA	3 V 0.5	0.55		
1	$V_{I} = V_{CC} \text{ or } GND$	3.6 V		±5	μA
	V _I = 0.58 V	1.65 V	25		
	V _I = 1.07 V	1.65 V	-25		
	V _I = 0.7 V	2.3 V	45		
l(hold)	V _I = 1.7 V	2.3 V	-45		μA
	V _I = 0.8 V	3 V	75		
	V ₁ = 2 V	3 V	-75		
	$V_{I} = 0$ to 3.6 V ⁽²⁾	3.6 V		±500	
OZ ⁽³⁾	$V_{O} = V_{CC} \text{ or } GND$	3.6 V		±10	μA
cc	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V		40	μA
۵l _{CC}	One input at V_{CC} - 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V		750	μA
C _i Control inputs	$V_{I} = V_{CC}$ or GND	3.3 V		3.5	pF
C _{io} A or B ports	$V_{O} = V_{CC}$ or GND	3.3 V		9	pF

(1) All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

(3) For I/O ports, the parameter $I_{\mbox{\scriptsize OZ}}$ includes the input leakage current.

TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 3)

			V _{CC} = 2 ± 0.2		V _{CC} =	2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency			130		130		130	MHz	
t _w	Pulse duration, CLK high or lo	W	3.3		3.3		3.3		ns	
		A before CLK1	2.6		2.1		1.7			
t _{su}	Setup time	B before LE	1.7		1.5		1.3		ns	
		CLKEN before CLK [↑]	1.6		1.3		1			
		A after CLK↑	0.6		0.6		0.7			
t _h	Hold time	B after LE	0.9		0.9		1.1		ns	
		CLKEN after CLK [↑]	1		0.9		0.9			

SCES017G-JULY 1995-REVISED SEPTEMBER 2004

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 3)

PARAMETER	FROM			V_{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
	(INPUT)	(001201)	TYP	MIN	MAX	MIN	MAX	MIN	MAX		
f _{max}				130		130		130		MHz	
	CLK	В	8	1	6.2		5	1	4.3		
	В		7	1	5.3		4.7	1.4	4	20	
t _{pd}	LE	А	7	1	6		5.9	1.4	4.8	ns	
	SEL		7	1.1	6.4		6.2	1.3	5.2		
t _{en}	OEB or OEA	B or A	8	1	6		6.1	1	5.1	ns	
t _{dis}	OEB or OEA	B or A	7	1.4	5.4		4.6	1.7	4.2	ns	

TEXAS ISTRUMENTS www.ti.com

OPERATING CHARACTERISTICS


 $T_A = 25^{\circ}C$

	~								
		PARAMETER	TESTO	ONDITIONS	V_{CC} = 2.5 V	V_{CC} = 3.3 V	UNIT		
					1231 0	ONDITIONS	TYP	TYP	UNIT
		A to B	Outputs enabled			92	105		
	~	Dower dissinction conseitones	AIUB	Outputs disabled	0 0	(10 MU-	61	76	~ F
	C _{pd} Power dissipation capacitance	D to A	Outputs enabled	$C_L = 0,$	f = 10 MHz	39	43	pF	
			B to A	Outputs disabled			11	13	

TEXAS INSTRUMENTS www.ti.com

SN74ALVCH16271 12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES017G-JULY 1995-REVISED SEPTEMBER 2004




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 1. Load Circuit and Voltage Waveforms



SCES017G-JULY 1995-REVISED SEPTEMBER 2004




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Load Circuit and Voltage Waveforms



SCES017G-JULY 1995-REVISED SEPTEMBER 2004



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. $t_{\text{PLZ}} \, \text{and} \, t_{\text{PHZ}} \, \text{are the same as} \, t_{\text{dis}}.$

F. t_{PZL} and t_{PZH} are the same as t_{en} .

G. t_{PLH} and t_{PHL} are the same as $t_{\mathsf{pd}}.$

Figure 3. Load Circuit and Voltage Waveforms



www.ti.com

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
74ALVCH16271DGGRE4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74ALVCH16271DGGRG4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74ALVCH16271DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVCH16271DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVCH16271DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0

MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated