

16-Mbit (1M x 16) Pseudo Static RAM

Features

• Wide voltage range: 2.70V-3.30V

• Access Time: 55 ns, 70 ns

· Ultra-low active power

Typical active current: 3 mA @ f = 1 MHz
 Typical active current: 13 mA @ f = f_{max}

· Ultra low standby power

Automatic power-down when deselected

CMOS for optimum speed/power

· Deep Sleep Mode

Offered in a 48-ball BGA Package

Functional Description


The CYK001M16ZCCAU is a high-performance CMOS Pseudo static RAM organized as 1M words by 16 bits that supports an asynchronous memory interface. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device can be put into standby mode when deselected (CE HIGH or both BHE and BLE are HIGH). The input/output pins

(I/O $_0$ through I/O $_{15}$) are placed in a high-impedance state when: deselected (CE HIGH), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation (CE LOW and WE LOW).

Writing to the device is accomplished by asserting Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified on the address pins (A₀ through A₁₇). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₁₇).

Reading from the device is accomplished by asserting Chip Enable (CE) and Output Enable (OE) inputs LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$ to I/O $_7$. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O $_8$ to I/O $_{15}$. Refer to the truth table for a complete description of read and write modes.

This device incorporates a Low Power mode wherein data integrity is not guaranteed, but Power Consumption reduces to less than $\underline{100}~\mu\text{W}$. This mode (Deep Sleep Mode) is enabled by driving $\overline{\text{ZZ}}$ LOW.See the Truth Table for a complete description of Read, Write, and Deep Sleep mode.




Note:

1. For best-practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



Pin Configuration^[2, 3, 4]



Product Portfolio^[5]

							Power D	issipatio	n	
				Speed	(Operating	g I _{CC} (mA))		
Product	V	V _{CC} Range (V)		(ns)	f = 1MHz		f = f _{max}		Standby I _{SB2} (μA)	
	Min.	Typ. ^[5]	Max.		Typ. ^[5]	Max.	Typ. ^[5]	Max.	Typ. ^[5]	Max.
CYK001M16ZCCAU	2.70	3.0	3.30	55	3	5	13	22	80	150
				70				17		

- Notes:

 2. DNU pins have to be left floating.

 3. Ball H6 can be used to upgrade to 32M density.

 4. NC "no connect"—not connected internally to the die.

 5. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ.)}, T_A = 25°C.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to + 150°C Ambient Temperature with Power Applied –55°C to + 125°C Supply Voltage to Ground Potential -0.4V to 4.6V

DC Voltage Applied to Outputs in High Z State ^[6, 7, 8]	0.4V to 3.7V
DC Input Voltage ^[6, 7, 8]	0.4V to 3.7V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-Up Current	> 200 mA

Operating Range

Device	Range	Ambient Temperature	V _{CC}
CYK001M16ZCCA	Industrial	–25°C to +85°C	2.70V to 3.30V

DC Electrical Characteristics (Over the Operating Range)

				CYK	01M16Z0 55	CCAU-	CYK	001M16Z0 70	CCAU-	
Parameter	Description	Test Conditi	Test Conditions			Max.	Min.	Typ . ^[5]	Max.	Unit
V _{CC}	Supply Voltage			2.7	3.0	3.3	2.7		3.3	V
V _{OH}	Output HIGH Voltage	I _{OH} =0.1 mA		V _{CC} -0.4			V _{CC} -0.4			٧
V _{OL}	Output LOW Voltage	I _{OL} = 0.1mA				0.4			0.4	V
V _{IH}	Input HIGH Voltage	V _{CC} = 2.7V to 3.3V		0.8 * V _{CC}		V _{CC} + 0.4V	0.8 * V _{CC}		V _{CC} + 0.4V	V
V _{IL}	Input LOW Voltage			-0.4		0.4	-0.4		0.4	V
I _{IX}	Input Leakage Current	GND ≤ V _{IN} ≤ V _{CC}	GND ≤ V _{IN} ≤ V _{CC}			+1	-1		+1	μА
I _{OZ}	OutputLeakage Current	GND \leq V _{OUT} \leq V _{CC} , Out	put Disabled	-1		+1	-1		+1	μА
I _{CC}	V _{CC} Operating	$f = f_{MAX} = 1/t_{RC}$	V _{CC} =		13	22		13	17	mA
	Supply Current	f = 1 MHz	V _{CCmax} I _{OUT} = 0 mA CMOS levels		3	5		3	5	mA
I _{SB1}	Automatic CE Power-Down Current — CMOS Inputs	$\overline{CE} \ge V_{CC}$ -0.2V $V_{IN} \ge V_{CC}$ -0.2V, $V_{IN} \le 0.2V$) $f = f_{MAX}$ (Address and Data Only), $f = 0$ (OE, WE, BHE and BLE), $V_{CC} = 3.30V$			100	525		100	525	μА
I _{SB2}	Automatic CE Power-Down Current — CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN}$ $\le 0.2V$, $f = 0, V_{CC} = 3.30V$			80	150		80	150	μА
I _{ZZ}	Deep Sleep Current	V _{CC} = V _{CCMAX} ; ZZ = LOW				50			50	μА

Notes:

^{6.} V_{IL(MIN)} = -0.5V for pulse durations less than 20 ns.
7. V_{IH(Max)} = Vcc + 0.5V for pulse durations less than 20 ns.
8. Overshoot and undershoot specifications are characterized and are not 100% tested.




Capacitance^[9]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	8	pF
C _{OUT}	Output Capacitance	$V_{CC} = V_{CC(typ)}$	8	pF

Thermal Resistance^[9]

Parameter	Description	Test Conditions	BGA	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA	55	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)	/ JESD51.	17	°C/W

AC Test Loads and Waveforms



Parameters	3.0V V _{CC}	Unit
R1	22000	Ω
R2	22000	Ω
R _{TH}	11000	Ω
V _{TH}	1.50	V

Note:

9. Tested initially and after any design or process changes that may affect these parameters.



Switching Characteristics Over the Operating Range^[10, 11, 12, 13, 14]

		55 r	าร ^[14]	70	ns		
Parameter	Description	Min.	Max.	Min.	Max.	Unit	
Read Cycle				1			
t _{RC}	Read Cycle Time	55 ^[14]		70		ns	
t _{AA}	Address to Data Valid		55		70	ns	
t _{OHA}	Data Hold from Address Change	5		5		ns	
t _{ACE}	CE LOW to Data Valid		55		70	ns	
t _{DOE}	OE LOW to Data Valid		25		35	ns	
t _{LZOE}	OE LOW to LOW Z ^[11, 13]	5		5		ns	
t _{HZOE}	OE HIGH to High Z ^[11, 13]		25		25	ns	
t _{LZCE}	CE LOW to Low Z ^[11, 13]	2		5		ns	
t _{HZCE}	CE HIGH to High Z ^[11, 13]		25		25	ns	
t _{DBE}	BLE/BHE LOW to Data Valid		55		70	ns	
t _{LZBE}	BLE/BHE LOW to Low Z ^[11, 13]	5		5		ns	
t _{HZBE}	BLE/BHE HIGH to HIGH Z ^[11, 13]		10		25	ns	
t _{SK} ^[14]	Address Skew		0		10	ns	
Write Cycle ^[12]				II.			
t _{WC}	Write Cycle Time	55		70		ns	
t _{SCE}	CE LOW to Write End	45		60		ns	
t _{AW}	Address Set-up to Write End	45		60		ns	
t _{HA}	Address Hold from Write End	0		0		ns	
t _{SA}	Address Set-up to Write Start	0		0		ns	
t _{PWE}	WE Pulse Width	40		45		ns	
t _{BW}	BLE/BHE LOW to Write End	50		60		ns	
t _{SD}	Data Set-up to Write End	25		45		ns	
t _{HD}	Data Hold from Write End	0		0		ns	
t _{HZWE}	WE LOW to High-Z ^[11, 13]		25		25	ns	
t _{LZWE}	WE HIGH to Low-Z ^[11, 13]	5		5		ns	


 ^{10.} Test conditions for all parameters other than tri-state parameters assume signal transition time of 1 ns/V, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0V to V_{CC(typ,)}, and output loading of the specified I_{OL}/I_{OH} as shown in the "AC Test Loads and Waveforms" section.
 11. t_{HZOE}, t_{HZDE}, and t_{HZWE} transitions are measured when the outputs enter a high impedence state.
 12. The internal Write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates

 ^{13.} High-Z and Low-Z parameters are characterized and are not 100% tested.
 14. To achieve 55-ns performance, the read access should be CE controlled. In this case t_{ACE} is the critical parameter and t_{SK} is satisfied when the addresses are stable prior to chip enable going active. For the 70-ns cycle, the addresses must be stable within 10 ns after the start of the read cycle




Switching Waveforms

Read Cycle 1 (Address Transition Controlled)^[14, 15, 16]



Read Cycle 2 (OE Controlled)[14, 16]




Notes:

15. <u>Device</u> is continuously selected. <u>OE</u>, <u>CE</u> = V_{IL}. 16. <u>WE</u> is HIGH for Read Cycle.




Switching Waveforms (continued)

Write Cycle 1 (WE Controlled)[12, 13, 17, 18, 19]



Write Cycle 2 (CE Controlled)[12, 13, 17, 18, 19]



Notes:

17. Data I/O is high impedance if $\overline{OE} \ge V_{IH}$.


18. If Chip Enable goes INACTIVE with WE = V_{IH}, the output remains in a high-impedance state.

19. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.




Switching Waveforms (continued)

Write Cycle 3 (WE Controlled, OE LOW)^[18, 19]



Write Cycle 4 (BHE/BLE Controlled, OE LOW)[18, 19]






Deep Sleep Mode

This mode can be used to lower the power consumption of the PSRAM in an application. In this mode, the data integrity of the PSRAM is not guaranteed. Deep Sleep Mode can be enabled by driving \overline{ZZ} LOW. The device stays in the deep sleep mode until \overline{ZZ} is driven HIGH.

Deep Sleep Mode—Entry/Exit^[20]



Deep Sleep Access Timings^[21, 22]

Parameter	Description	Min.	Max.	Unit
t _{CDR}	Chip Deselect to ZZ LOW	0		ns
t _R	Operation Recovery Time		200	μS

Truth Table^[23]

ZZ	CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Н	Х	Χ	Х	Х	High Z	Deselect/Power-down	Standby (I _{SB})
Н	Х	Х	Χ	Н	Н	High Z	Deselect/Power-down	Standby (I _{SB})
Н	L	Н	L	L	L	Data Out (I/O ₀ –I/O ₁₅)	Read (Upper Byte and Lower Byte)	Active (I _{CC})
Н	L	Н	L	Н	L	Data Out (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Read (Lower Byte only)	Active (I _{CC})
Н	L	Н	L	L	Н	Data Out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Read (Upper Byte only)	Active (I _{CC})
Н	L	Н	Η	L	┙	High Z	Output Disabled	Active (I _{CC})
Н	L	Н	Н	Н	L	High Z	Output Disabled	Active (I _{CC})
Н	L	Н	Н	L	Н	High Z	Output Disabled	Active (I _{CC})
Н	L	L	Х	L	L	Data In (I/O ₀ –I/O ₁₅)	Write (Upper Byte and Lower Byte)	Active (I _{CC})
Н	L	L	Х	Н	L	Data In (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Write (Lower Byte Only)	Active (I _{CC})
Н	L	L	Х	L	Н	Data In (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Write (Upper Byte Only)	Active (I _{CC})
L	Н	Х	Х	Н	Н	High Z	Deep Power-down	Deep Sleep (I _{ZZ})

- Notes:

 20. OE and the data pins are in a "don't care" state while the device is in Deep Sleep Mode.
- 21. All other timing parameters are as shown in the switching characteristics section.
- 22. t_R applies only in the Deep Sleep Mode. 23. H = Logic HIGH, L = Logic LOW, X = Don't Care.




Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CYK001M16ZCCAU-55BAI	BA48K	48-ball Fine Pitch BGA (6 mm × 8mm × 1.2 mm)	Industrial
70	CYK001M16ZCCAU-70BAI	BA48K	48-ball Fine Pitch BGA (6 mm × 8mm × 1.2 mm)	Industrial

Package Diagram

48-Lead FBGA (6 x 8 x 1.2 mm) BA48K



MoBL is a registered trademark and MoBL3 and More Battery Life are trademarks of Cypress Semiconductor Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders.



Document History Page

Document Title: CYK001M16ZCCA MoBL3™ 16-Mbit (1M x 16) Pseudo Static RAM Document Number: 38-05454								
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change				
**	132407	01/27/04	AWK	New Data Sheet				
*A	220121	See ECN	REF	Changed the datasheet from AdvanceInformation to Final Added 55-ns speed bin and address skew restriction for 55-ns speed bin. Changed Izz from 30 μ A to 50 μ A.				
*B	230851	See ECN	AJU	Changed ball A6 from NC to ZZ Modified ordering code in "Ordering Information" table on page 10 Replaced package diagram Modified MAX limit on DC Input voltage in 'Maximum Ratings' section				