1.1 Scope.

This specification covers the requirements for a high speed 12-bit resolution bipolar current output D/A converter with double buffered latch and high stability buried Zener reference.

1.2 Part Number.

The complete part number per Table 1 of this specification is as follows:

Device	Part Number
−1	AD567SD/883B

1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-M-1000: package outline: D-28.

1.3 Absolute Maximum Ratings. (T$_A$ = +25°C unless otherwise noted)

V_{CC} to Power Ground . . . . 0 to +18V
V_{EE} to Power Ground . . . . 0 to −18V
Voltage on DAC Output (Pin 2) . . . . −3V to +12V
Digital Inputs (Pins 10-15, 17-28) to Power Ground . . . . −1.0V to +7.0V
Ref In to Reference Ground . . . . ±12V
Bipolar Offset to Reference Ground . . . . ±12V
10V Span R to Reference Ground . . . . ±12V
20V Span R to Reference Ground . . . . ±24V
Ref Out . . . . Indefinite Short to Power Ground
Momentary Short to V_{CC}
Power Dissipation 1000mW
Storage Temperature Range . . . . −65°C to +150°C
Lead Temperature (Soldering 10sec) . . . . +300°C

1.5 Thermal Characteristics.

Thermal Resistance θ_{JC} = 25°C/W
θ_{JA} = 60°C/W

Table 1.

Test	Symbol	Device	Design Limit @ +25°C	Sub Group 1	Sub Group 2, 3	Test Condition[1]	Units
Relative Accuracy	RA	−1	1/2	1/2	3/4	All Bits with Positive Errors On. All Bits with Negative Errors On.	± LSB max
Differential Nonlinearity	DNL	−1	3/4	3/4	1	Major Carry Errors	± LSB max
Gain Error[2]	A_E	−1	0.25	0.25		All Bits On	± % FSR max
Gain Temperature Coefficient	TCA_E	−1	30		30	All Bits On	± ppm/°C max
Unipolar Offset Error	V_{OS}	−1	0.05	0.05		All Bits Off	± % FSR max
Temperature Coefficient Unipolar Offset	TCV_{OS}	−1	2		2	All Bits Off	± ppm/°C max
Bipolar Zero Error[3]	B_{PZE}	−1	0.15	0.15		MSB On, All Other Bits Off Bipolar	± % FSR max
B/P Zero Temperature Coefficient	TCB_{BZE}	−1	10		10	MSB On, All Other Bits Off Bipolar	± ppm/°C max
Reference Input Resistance	R_{IN}	−1	15				kΩ min
			25				kΩ max
Output Resistance	R_{OUT}	−1	6			Exclusive of Span Resistor	kΩ min
			10				kΩ min
Reference Output Voltage	V_{REF}	−1	9.9	9.9	9.9	Bipolar, 0.1mA External Load	V min
			10.10	10.10	10.10	$V_{CC} = +12V, V_{EE} = -12V$[4]	V max
Compliance Voltage	V_{CPL}	−1	1.5				− V min
			10.0				V max
Output Current Settling Time	t_{SL}	−1	500			See Figure 1	ns max
Output Current	I_{OUT}	−1	1.6	1.6		Unipolar All Bits On	− mA min
			2.4	2.4		$V_{IH} + 5.0V$	− mA max
			0.8	0.8		Bipolar All Bits On	− mA min
			1.2	1.2		$V_{IH} + 5.0V$	− mA max
Power Supply Rejection Ratio	PSRR	−1	10	10		$+11.4V \leq V_{CC} \leq +16.5V$	ppm of FSR/
			25	25		$-16.5V \leq V_{EE} \leq -11.4V$	% max
Power Supply Current	I_{CC}	−1	5	5		$V_{CC} = +16.5V, V_{EE} = -16.5V$	mA max
	I_{EE}	−1	25	25		All Bits Low	− mA max
Power Dissipation	P_D	−1	495	495		$V_{CC} = +16.5V, V_{EE} = -16.5V$ All Bits Low	mW max
Digital Input High Voltage	V_{IH}	−1	2.0	2.0			V min
			5.5				V max
Digital Input Low Voltage	V_{IL}	−1	0.8	0.8			V max
Digital Input High Current	I_{IH}	−1	300	300		$V_{IH} = 5.5V$	μA max
Digital Input Low Current	I_{IL}	−1	100	100		$V_{IL} = 0.0V$	μA max
Write Pulse Width	t_{WR}	−1	100			See Note 5	ns min
Data Setup Time	t_{DW}	−1	50			See Note 5	ns min
Data Hold Time	t_{DH}	−1	10			See Note 5	ns min
$\overline{CS}$ Valid to End of $\overline{WR}$	t_{CW}	−1	100			See Note 5	ns min
Address Valid End of $\overline{WR}$	t_{AW}	−1	100			See Note 5	ns min
Latch Functionality	$A_{E\Delta}$	−1	1	1	1	See Notes 6 and 7	± LSB max
Latch Functionality	$V_{OS\Delta}$	−1	1	1	1	See Note 6	± LSB max

NOTES

[1] $V_{CC} = +15V$, $V_{EE} = -15V$, 50Ω resistor pin 6 to pin 8, $A_0 A_1 A_2 A_3 \overline{CS}$, $\overline{WR}$ = Logic "0", $V_{IH} = 2.0V$, $V_{IL} = 0.8V$,
Unipolar configuration unless otherwise specified. $V_{IH} = +2.0V$, $V_{IL} = +0.7V$ guaranteed design limits at $-55°C$ and $+125°C$.
Unipolar – pin 3 connected to amplifier output to utilize 10 volt span.
Bipolar – pin 4 connected to amplifier output to utilize 20 volt span, 50Ω resistor pin 1 to pin 6.
[2] Gain adjustment range $\pm 0.25\%$ min.
[3] Bipolar zero adjustment range $\pm 0.15\%$ min.
[4] In subgroup 1, the reference output is loaded with 0.5mA nominal reference current, 1.0mA bipolar offset current
and 0.1mA additional current. In subgroups 2 and 3, only the 0.5mA reference input current is applied. The reference must be
buffered to supply external loads at elevated temperatures.
[5] See Figure 1 and Table 2.
[6] All bits low, A_0, A_1, A_2, A_3 = Logic "0"; A_0, A_1, A_2, A_3 initialized to Logic "1", each 4-bit register set to Logic "1",
and A_0, A_1, A_2 set sequentially to Logic "0" and back to Logic "1" to latch data into first rank.
[7] A_3 set to Logic "0" and back to Logic "1" to latch full scale output into second rank.

3.2.1 Functional Block Diagram and Terminal Assignments.

3.2.4 Microcircuit Technology Group.

This microcircuit is covered by technology group (56).

AD567

4.2.1 Life Test/Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).

Figure 1.

Table 2. Truth Table

$\overline{CS}$	$\overline{WR}$	A3	A2	A1	A0	Operation
1	X	X	X	X	X	No Operation
X	1	X	X	X	X	No Operation
0	0	1	1	1	0	Enable 4 LSBs of First Rank
0	0	1	1	0	1	Enable 4 Middle Bits of First Rank
0	0	1	0	1	1	Enable 4 MSBs of First Rank
0	0	0	1	1	1	Loads Second Rank from First Rank
0	0	0	0	0	0	All Latches Transparent

"X" = Don't Care