

LM3S828 Microcontroller

DATA SHEET

Legal Disclaimers and Trademark Information

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LUMINARY MICRO'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, LUMINARY MICRO ASSUMES NO LIABILITY WHATSOEVER, AND LUMINARY MICRO DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LUMINARY MICRO'S PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LUMINARY MICRO'S PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE-SUSTAINING APPLICATIONS.

Luminary Micro may make changes to specifications and product descriptions at any time, without notice. Contact your local Luminary Micro sales office or your distributor to obtain the latest specifications before placing your product order.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Luminary Micro reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Copyright © 2007-2008 Luminary Micro, Inc. All rights reserved. Stellaris, Luminary Micro, and the Luminary Micro logo are registered trademarks of Luminary Micro, Inc. or its subsidiaries in the United States and other countries. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com





Table of Contents

Revis	sion History	
Abou	It This Document	
Audier	nce	17
About	: This Manual	17
Relate	ed Documents	17
Docum	mentation Conventions	17
1	Architectural Overview	20
1.1	Product Features	20
1.2	Target Applications	
1.3	High-Level Block Diagram	
1.4	Functional Overview	
1.4.1	ARM Cortex™-M3	
1.4.2	Motor Control Peripherals	
1.4.3	Analog Peripherals	
1.4.4	Serial Communications Peripherals	
1.4.5	System Peripherals	
1.4.6	Memory Peripherals	31
1.4.7	Additional Features	
1.4.8	Hardware Details	
1.4.9	System Block Diagram	33
2	ARM Cortex-M3 Processor Core	34
2.1	Block Diagram	
2.2	Functional Description	
2.2.1	Serial Wire and JTAG Debug	
2.2.2	Embedded Trace Macrocell (ETM)	
2.2.3	Trace Port Interface Unit (TPIU)	
2.2.4	ROM Table	
2.2.5	Memory Protection Unit (MPU)	
2.2.6	Nested Vectored Interrupt Controller (NVIC)	
3	Метогу Мар	40
4	Interrupts	42
5	JTAG Interface	45
5.1	Block Diagram	46
5.2	Functional Description	
5.2.1	JTAG Interface Pins	
5.2.2	JTAG TAP Controller	
5.2.3	Shift Registers	49
5.2.4	Operational Considerations	
5.3	Initialization and Configuration	50
5.4	Register Descriptions	51
5.4.1	Instruction Register (IR)	51
5.4.2	Data Registers	53
6	System Control	55
6.1	Functional Description	55

6.1.1	Device Identification	
6.1.2	Reset Control	. 55
6.1.3	Power Control	. 58
6.1.4	Clock Control	. 58
6.1.5	System Control	
6.2	Initialization and Configuration	
	Ū	
6.3	Register Map	
6.4	Register Descriptions	
7	Internal Memory	112
7.1	Block Diagram	112
7.2	Functional Description	112
7.2.1	SRAM Memory	
7.2.2	Flash Memory	
7.3	Flash Memory Initialization and Configuration	
7.3.1		
	Changing Flash Protection Bits	
7.3.2	Flash Programming	
7.4	Register Map	
7.5	Flash Register Descriptions (Flash Control Offset)	
7.6	Flash Register Descriptions (System Control Offset)	124
8	General-Purpose Input/Outputs (GPIOs)	128
8.1	Block Diagram	
8.2	Functional Description	
8.2.1	Data Control	
-		
8.2.2	Interrupt Control	
8.2.3	Mode Control	
8.2.4	Pad Control	
8.2.5	Identification	
8.3	Initialization and Configuration	132
8.4	Register Map	133
8.5	Register Descriptions	135
9	General-Purpose Timers	167
9 .1	Block Diagram	
9.1 9.2	Functional Description	
• •	•	
9.2.1		169
9.2.2	32-Bit Timer Operating Modes	
9.2.3	16-Bit Timer Operating Modes	
9.3	Initialization and Configuration	
9.3.1	32-Bit One-Shot/Periodic Timer Mode	
9.3.2	32-Bit Real-Time Clock (RTC) Mode	175
9.3.3	16-Bit One-Shot/Periodic Timer Mode	175
9.3.4	16-Bit Input Edge Count Mode	176
9.3.5	16-Bit Input Edge Timing Mode	
9.3.6	16-Bit PWM Mode	
9.4	Register Map	
9.5	Register Descriptions	
10	Watchdog Timer	
10.1	Block Diagram	204

10.2	Functional Description	204
10.3	Initialization and Configuration	205
10.4	Register Map	205
10.5	Register Descriptions	206
11	Analog-to-Digital Converter (ADC)	227
11.1	Block Diagram	227
11.2	Functional Description	228
11.2.1	Sample Sequencers	
11.2.2	Module Control	
11.2.3	Hardware Sample Averaging Circuit	
11.2.4	Analog-to-Digital Converter	
11.2.5	Differential Sampling	
11.2.6	Test Modes	
11.2.7 11.3	Internal Temperature Sensor	
11.3.1	Initialization and Configuration Module Initialization	
11.3.1	Sample Sequencer Configuration	
11.4	Register Map	
11.5	Register Descriptions	
-	-	
12 12.1	Universal Asynchronous Receivers/Transmitters (UARTs) Block Diagram	
12.1	Functional Description	
12.2.1	Transmit/Receive Logic	
12.2.2	Baud-Rate Generation	
12.2.3	Data Transmission	
12.2.4	FIFO Operation	
12.2.5	Interrupts	
12.2.6	Loopback Operation	267
12.3	Initialization and Configuration	267
12.4	Register Map	268
12.5	Register Descriptions	269
13	Synchronous Serial Interface (SSI)	302
13.1	Block Diagram	302
13.2	Functional Description	302
13.2.1	Bit Rate Generation	
13.2.2	FIFO Operation	
13.2.3	Interrupts	
13.2.4	Frame Formats	
13.3	Initialization and Configuration	
13.4	Register Map	
13.5	Register Descriptions	
14	Inter-Integrated Circuit (I ² C) Interface	
14.1	Block Diagram	
14.2	Functional Description	
14.2.1	I ² C Bus Functional Overview	
	Available Speed Modes	
14.2.3	Interrupts	J4J

14.2.4	Loopback Operation	344
14.2.5	Command Sequence Flow Charts	
14.3	Initialization and Configuration	
14.4 14.5	Register Map	
14.5 14.6	Register Descriptions (I ⁻ C Slave)	
1 4 .0	Pin Diagram	
16	Signal Tables	
17	•	
	Operating Characteristics	
18 18.1	Electrical Characteristics	
18.1.1	Maximum Ratings	
18.1.2	Recommended DC Operating Conditions	
18.1.3	On-Chip Low Drop-Out (LDO) Regulator Characteristics	
18.1.4	Power Specifications	
18.1.5	Flash Memory Characteristics	385
18.2	AC Characteristics	
18.2.1	Load Conditions	
18.2.2	Clocks	
18.2.3	JTAG and Boundary Scan	
18.2.4 18.2.5		
	Analog-to-Digital Converter	
10.2.0	Analog-to-Digital Converter	
1827	Synchronous Serial Interface (SSI)	390
18.2.7 18.2.8	Synchronous Serial Interface (SSI) Inter-Integrated Circuit (I ² C) Interface	
		392
18.2.8	Inter-Integrated Circuit (I ² C) Interface Package Information	392 394
18.2.8 19	Inter-Integrated Circuit (I ² C) Interface	392 394 396
18.2.8 19 A	Inter-Integrated Circuit (I ² C) Interface Package Information Serial Flash Loader	392 394 396 396
18.2.8 19 A A.1 A.2 A.2.1	Inter-Integrated Circuit (I ² C) Interface Package Information Serial Flash Loader Serial Flash Loader Interfaces UART	392 394 396 396 396 396
18.2.8 19 A.1 A.2 A.2.1 A.2.2	Inter-Integrated Circuit (I ² C) Interface	392 394 396 396 396 396 396
18.2.8 19 A A.1 A.2 A.2.1 A.2.2 A.3	Inter-Integrated Circuit (I ² C) Interface	392 394 396 396 396 396 396 397
18.2.8 19 A A.1 A.2 A.2.1 A.2.2 A.3 A.3 A.3.1	Inter-Integrated Circuit (I ² C) Interface	392 394 396 396 396 396 396 397 397
18.2.8 19 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2	Inter-Integrated Circuit (I ² C) Interface	392 394 396 396 396 396 397 397 397
18.2.8 19 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3	Inter-Integrated Circuit (I ² C) Interface	392 394 396 396 396 396 397 397 397
18.2.8 19 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4	Inter-Integrated Circuit (I ² C) Interface	 392 394 396 396 396 397 397 397 397 398
18.2.8 19 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3	Inter-Integrated Circuit (I ² C) Interface	392 396 396 396 396 396 397 397 397 397 398 398
18.2.8 19 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1	Inter-Integrated Circuit (I ² C) Interface	392 394 396 396 396 396 397 397 397 397 398 398 398
18.2.8 19 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2	Inter-Integrated Circuit (I ² C) Interface	392 396 396 396 396 396 397 397 397 397 397 398 398 398 398
18.2.8 19 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.3 A.4.4 A.4.5	Inter-Integrated Circuit (I ² C) Interface	392 394 396 396 396 396 397 397 397 397 397 398 398 398 398 398 399 399
18.2.8 19 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.3 A.4.4	Inter-Integrated Circuit (I ² C) Interface	392 394 396 396 396 396 397 397 397 397 397 398 398 398 398 398 399 399
18.2.8 19 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.3 A.4.4 A.4.5	Inter-Integrated Circuit (I ² C) Interface	392 396 396 396 396 397 397 397 397 397 398 398 398 398 398 399 399
18.2.8 19 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.4 A.4.5 A.4.6	Inter-Integrated Circuit (I ² C) Interface Package Information Serial Flash Loader Interfaces UART SSI Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0X20) COMMAND_GET_STATUS (0x23) COMMAND_DOWNLOAD (0x21) COMMAND_SEND_DATA (0x24) COMMAND_RUN (0x22) COMMAND_RUN (0x22) COMMAND_RESET (0x25)	 392 394 396 396 396 397 397 397 397 398 398 398 398 398 399 399 399 399 401
18.2.8 19 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.4 A.4.5 A.4.6 B	Inter-Integrated Circuit (I ² C) Interface	 392 394 396 396 396 397 397 397 397 398 398 398 398 399 399 399 399 401 414 414

C.3	Company Information	415
C.4	Support Information	415

List of Figures

Figure 1-1.	Stellaris [®] LM3S828 Microcontroller High-Level Block Diagram	27
Figure 1-2.	LM3S828 Controller System-Level Block Diagram	
Figure 2-1.	CPU Block Diagram	35
Figure 2-2.	TPIU Block Diagram	36
Figure 5-1.	JTAG Module Block Diagram	46
Figure 5-2.	Test Access Port State Machine	49
Figure 5-3.	IDCODE Register Format	53
Figure 5-4.	BYPASS Register Format	53
Figure 5-5.	Boundary Scan Register Format	54
Figure 6-1.	External Circuitry to Extend Reset	56
Figure 6-2.	Main Clock Tree	59
Figure 7-1.	Flash Block Diagram	112
Figure 8-1.	GPIO Module Block Diagram	129
Figure 8-2.	GPIO Port Block Diagram	130
Figure 8-3.	GPIODATA Write Example	131
Figure 8-4.	GPIODATA Read Example	131
Figure 9-1.	GPTM Module Block Diagram	168
Figure 9-2.	16-Bit Input Edge Count Mode Example	172
Figure 9-3.	16-Bit Input Edge Time Mode Example	
Figure 9-4.	16-Bit PWM Mode Example	174
Figure 10-1.	WDT Module Block Diagram	204
Figure 11-1.	ADC Module Block Diagram	228
Figure 11-2.	Differential Sampling Range, V _{IN_ODD} = 1.5 V	231
Figure 11-3.	Differential Sampling Range, V _{IN ODD} = 0.75 V	
Figure 11-4.	Differential Sampling Range, V _{IN ODD} = 2.25 V	
Figure 11-5.	Internal Temperature Sensor Characteristic	
Figure 12-1.	UART Module Block Diagram	
Figure 12-2.	UART Character Frame	265
Figure 13-1.	SSI Module Block Diagram	302
Figure 13-2.	TI Synchronous Serial Frame Format (Single Transfer)	305
Figure 13-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	305
Figure 13-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	306
Figure 13-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	306
Figure 13-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	
Figure 13-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	308
Figure 13-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	308
Figure 13-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	309
Figure 13-10.	MICROWIRE Frame Format (Single Frame)	310
Figure 13-11.	MICROWIRE Frame Format (Continuous Transfer)	311
Figure 13-12.	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	311
Figure 14-1.	I ² C Block Diagram	340
Figure 14-2.	I ² C Bus Configuration	340
Figure 14-3.	START and STOP Conditions	
Figure 14-4.	Complete Data Transfer with a 7-Bit Address	341
Figure 14-5.	R/S Bit in First Byte	341

Figure 14-6.	Data Validity During Bit Transfer on the I ² C Bus	342
Figure 14-7.	Master Single SEND	345
Figure 14-8.	Master Single RECEIVE	346
Figure 14-9.	Master Burst SEND	347
Figure 14-10.	Master Burst RECEIVE	348
Figure 14-11.	Master Burst RECEIVE after Burst SEND	349
Figure 14-12.	Master Burst SEND after Burst RECEIVE	350
Figure 14-13.	Slave Command Sequence	351
Figure 15-1.	48-Pin QFP Package Pin Diagram	375
Figure 18-1.	Load Conditions	385
Figure 18-2.	JTAG Test Clock Input Timing	387
Figure 18-3.	JTAG Test Access Port (TAP) Timing	387
Figure 18-4.	JTAG TRST Timing	387
Figure 18-5.	External Reset Timing (RST)	388
Figure 18-6.	Power-On Reset Timing	388
Figure 18-7.	Brown-Out Reset Timing	388
Figure 18-8.	Software Reset Timing	389
Figure 18-9.	Watchdog Reset Timing	389
Figure 18-10.	LDO Reset Timing	389
Figure 18-11.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement	391
	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	
	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	
Figure 18-14.	I ² C Timing	393
Figure 19-1.	48-Pin LQFP Package	394

List of Tables

Table 1.	Revision History	. 16
Table 2.	Documentation Conventions	. 17
Table 3-1.	Метогу Мар	
Table 4-1.	Exception Types	
Table 4-2.	Interrupts	
Table 5-1.	JTAG Port Pins Reset State	
Table 5-2.	JTAG Instruction Register Commands	
Table 6-1.	System Control Register Map	. 62
Table 6-2.	PLL Mode Control	
Table 7-1.	Flash Protection Policy Combinations	
Table 7-2.	Flash Register Map	
Table 8-1.	GPIO Pad Configuration Examples	
Table 8-2.	GPIO Interrupt Configuration Example	
Table 8-3.	GPIO Register Map	
Table 9-1.	Available CCP Pins	
Table 9-2.	16-Bit Timer With Prescaler Configurations	171
Table 9-3.	Timers Register Map	
Table 10-1.	Watchdog Timer Register Map	
Table 11-1.	Samples and FIFO Depth of Sequencers	228
Table 11-2.	Differential Sampling Pairs	230
Table 11-3.	ADC Register Map	234
Table 12-1.	UART Register Map	268
Table 13-1.	SSI Register Map	
Table 14-1.	Examples of I ² C Master Timer Period versus Speed Mode	343
Table 14-2.	Inter-Integrated Circuit (I ² C) Interface Register Map	352
Table 14-3.	Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)	357
Table 16-1.	Signals by Pin Number	376
Table 16-2.	Signals by Signal Name	378
Table 16-3.	Signals by Function, Except for GPIO	379
Table 16-4.	GPIO Pins and Alternate Functions	381
Table 17-1.	Temperature Characteristics	382
Table 17-2.	Thermal Characteristics	382
Table 18-1.	Maximum Ratings	383
Table 18-2.	Recommended DC Operating Conditions	383
Table 18-3.	LDO Regulator Characteristics	384
Table 18-4.	Detailed Power Specifications	384
Table 18-5.	Flash Memory Characteristics	385
Table 18-6.	Phase Locked Loop (PLL) Characteristics	385
Table 18-7.	Clock Characteristics	386
Table 18-8.	JTAG Characteristics	386
Table 18-9.	Reset Characteristics	387
Table 18-10.	GPIO Characteristics	389
Table 18-11.	ADC Characteristics	390
Table 18-12.	SSI Characteristics	390
Table 18-13.	I ² C Characteristics	392
Table C-1.	Part Ordering Information	414

List of Registers

System	Control	55
Register 1	: Device Identification 0 (DID0), offset 0x000	64
Register 2	2: Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030	66
Register 3	B: LDO Power Control (LDOPCTL), offset 0x034	67
Register 4	Raw Interrupt Status (RIS), offset 0x050	68
Register 5	5: Interrupt Mask Control (IMC), offset 0x054	69
Register 6	B: Masked Interrupt Status and Clear (MISC), offset 0x058	71
Register 7		
Register 8	8: Run-Mode Clock Configuration (RCC), offset 0x060	73
Register 9		
Register 1	0: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144	78
Register 1	1: Clock Verification Clear (CLKVCLR), offset 0x150	79
Register 1	2: Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160	80
Register 1	3: Device Identification 1 (DID1), offset 0x004	81
Register 1	4: Device Capabilities 0 (DC0), offset 0x008	83
Register 1	5: Device Capabilities 1 (DC1), offset 0x010	84
Register 1	6: Device Capabilities 2 (DC2), offset 0x014	86
Register 1	7: Device Capabilities 3 (DC3), offset 0x018	88
Register 1		
Register 1	9: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100	91
Register 2	20: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110	93
Register 2	21: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120	95
Register 2		
Register 2	23: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114	99
Register 2	24: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124	101
Register 2	25: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108	103
Register 2	26: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118	105
Register 2	27: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128	107
Register 2	28: Software Reset Control 0 (SRCR0), offset 0x040	109
Register 2	29: Software Reset Control 1 (SRCR1), offset 0x044	110
Register 3	30: Software Reset Control 2 (SRCR2), offset 0x048	111
Internal	Memory	112
Register 1	,	
Register 2	· · · · ·	
Register 3		
Register 4		
Register 5		
Register 6	Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014	124
Register 7	: USec Reload (USECRL), offset 0x140	125
Register 8		
Register 9	-	
General.	Purpose Input/Outputs (GPIOs)	
Register 1		
Register 2	, ,	
Register 3		

		100
Register 4:	GPIO Interrupt Both Edges (GPIOIBE), offset 0x408	
Register 5:	GPIO Interrupt Event (GPIOIEV), offset 0x40C	
Register 6:	GPIO Interrupt Mask (GPIOIM), offset 0x410	
Register 7:	GPIO Raw Interrupt Status (GPIORIS), offset 0x414	
Register 8:	GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	
Register 9:	GPIO Interrupt Clear (GPIOICR), offset 0x41C	
Register 10:	GPIO Alternate Function Select (GPIOAFSEL), offset 0x420	
Register 11:	GPIO 2-mA Drive Select (GPIODR2R), offset 0x500	
Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	
Register 13:	GPIO 8-mA Drive Select (GPIODR8R), offset 0x508	
Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C	
Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510	
Register 16:	GPIO Pull-Down Select (GPIOPDR), offset 0x514	
Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	
Register 18:	GPIO Digital Enable (GPIODEN), offset 0x51C	
Register 19:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	
Register 20:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	
Register 21:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	
Register 22:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	
Register 23:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	
Register 24:	GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4	
Register 25:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8	
Register 26:	GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC	
Register 27:	GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0	
Register 28:	GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4	
Register 29:	GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8	
Register 30:	GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC	166
General-Pu	rpose Timers	167
Register 1:	GPTM Configuration (GPTMCFG), offset 0x000	179
Register 2:	GPTM TimerA Mode (GPTMTAMR), offset 0x004	180
Register 3:	GPTM TimerB Mode (GPTMTBMR), offset 0x008	182
Register 4:	GPTM Control (GPTMCTL), offset 0x00C	184
Register 5:	GPTM Interrupt Mask (GPTMIMR), offset 0x018	187
Register 6:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C	189
Register 7:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020	190
Register 8:	GPTM Interrupt Clear (GPTMICR), offset 0x024	191
Register 9:	GPTM TimerA Interval Load (GPTMTAILR), offset 0x028	193
Register 10:	GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C	194
Register 11:	GPTM TimerA Match (GPTMTAMATCHR), offset 0x030	195
Register 12:	GPTM TimerB Match (GPTMTBMATCHR), offset 0x034	196
Register 13:	GPTM TimerA Prescale (GPTMTAPR), offset 0x038	197
Register 14:	GPTM TimerB Prescale (GPTMTBPR), offset 0x03C	198
Register 15:	GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040	
Register 16:	GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044	200
Register 17:	GPTM TimerA (GPTMTAR), offset 0x048	201
Register 18:	GPTM TimerB (GPTMTBR), offset 0x04C	
Watchdog -	Timer	203
Register 1:	Watchdog Load (WDTLOAD), offset 0x000	
U U		

Register 2:	Watchdog Value (WDTVALUE), offset 0x004	208
Register 3:	Watchdog Control (WDTCTL), offset 0x008	209
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	210
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	211
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	212
Register 7:	Watchdog Test (WDTTEST), offset 0x418	213
Register 8:	Watchdog Lock (WDTLOCK), offset 0xC00	214
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	215
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	216
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	217
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	218
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	219
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	220
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	221
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCelIID2), offset 0xFF8	
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC	226
Analog-to-D	igital Converter (ADC)	227
Register 1:	ADC Active Sample Sequencer (ADCACTSS), offset 0x000	236
Register 2:	ADC Raw Interrupt Status (ADCRIS), offset 0x004	237
Register 3:	ADC Interrupt Mask (ADCIM), offset 0x008	
Register 4:	ADC Interrupt Status and Clear (ADCISC), offset 0x00C	
Register 5:	ADC Overflow Status (ADCOSTAT), offset 0x010	241
Register 6:	ADC Event Multiplexer Select (ADCEMUX), offset 0x014	
Register 7:	ADC Underflow Status (ADCUSTAT), offset 0x018	
Register 8:	ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020	
Register 9:	ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028	
Register 10:	ADC Sample Averaging Control (ADCSAC), offset 0x030	
Register 11:	ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040	
Register 12:	ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044	
Register 13:	ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048	
Register 14:	ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068	
Register 15:	ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088	
Register 16:	ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8	
Register 17:	ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C	
Register 18:	ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C	
Register 19:	ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C	
Register 20:	ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC	
Register 21:	ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060	
Register 22:	ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080	
Register 23:	ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064	
Register 24:	ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084	
Register 25:	ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0	
Register 26:	ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4	
Register 27:	ADC Test Mode Loopback (ADCTMLB), offset 0x100	262

Universal A	synchronous Receivers/Transmitters (UARTs)	263
Register 1:	UART Data (UARTDR), offset 0x000	
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004	. 272
Register 3:	UART Flag (UARTFR), offset 0x018	
Register 4:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	. 276
Register 5:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028	
Register 6:	UART Line Control (UARTLCRH), offset 0x02C	. 278
Register 7:	UART Control (UARTCTL), offset 0x030	. 280
Register 8:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	. 282
Register 9:	UART Interrupt Mask (UARTIM), offset 0x038	. 284
Register 10:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	. 286
Register 11:	UART Masked Interrupt Status (UARTMIS), offset 0x040	. 287
Register 12:	UART Interrupt Clear (UARTICR), offset 0x044	. 288
Register 13:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	. 290
Register 14:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	. 291
Register 15:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	. 292
Register 16:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	. 293
Register 17:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	. 294
Register 18:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	. 295
Register 19:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	. 296
Register 20:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	. 297
Register 21:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	. 298
Register 22:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4	. 299
Register 23:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8	300
rtegister 20.	UARTE TIME CEILING IUNI 2 (UARTE CEIIDZ), UISEL UXEEO	. 000
Register 24:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	
Register 24:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	. 301
Register 24:		. 301 302
Register 24: Synchronou	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	. 301 . 302 . 314
Register 24: Synchronou Register 1:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC IS Serial Interface (SSI) SSI Control 0 (SSICR0), offset 0x000	. 301 . 302 . 314 . 316
Register 24: Synchronou Register 1: Register 2:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC IS Serial Interface (SSI) SSI Control 0 (SSICR0), offset 0x000 SSI Control 1 (SSICR1), offset 0x004	. 301 . 302 . 314 . 316 . 318
Register 24: Synchronou Register 1: Register 2: Register 3:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC IS Serial Interface (SSI) SSI Control 0 (SSICR0), offset 0x000 SSI Control 1 (SSICR1), offset 0x004 SSI Data (SSIDR), offset 0x008	. 301 . 302 . 314 . 316 . 318 . 319
Register 24: Synchronou Register 1: Register 2: Register 3: Register 4:	UART PrimeCell Identification 3 (UARTPCelIID3), offset 0xFFC IS Serial Interface (SSI) SSI Control 0 (SSICR0), offset 0x000 SSI Control 1 (SSICR1), offset 0x004 SSI Data (SSIDR), offset 0x008 SSI Status (SSISR), offset 0x00C SSI Clock Prescale (SSICPSR), offset 0x010	. 301 . 302 . 314 . 316 . 318 . 319 . 321
Register 24: Synchronou Register 1: Register 2: Register 3: Register 4: Register 5:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC IS Serial Interface (SSI) SSI Control 0 (SSICR0), offset 0x000 SSI Control 1 (SSICR1), offset 0x004 SSI Data (SSIDR), offset 0x008 SSI Status (SSISR), offset 0x00C	. 301 . 302 . 314 . 316 . 318 . 319 . 321 . 322
Register 24: Synchronou Register 1: Register 2: Register 3: Register 4: Register 5: Register 6:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC IS Serial Interface (SSI)	. 301 . 302 . 314 . 316 . 318 . 319 . 321 . 322 . 324
Register 24: Synchronou Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC IS Serial Interface (SSI) SSI Control 0 (SSICR0), offset 0x000 SSI Control 1 (SSICR1), offset 0x004 SSI Data (SSIDR), offset 0x008 SSI Status (SSISR), offset 0x00C SSI Clock Prescale (SSICPSR), offset 0x010 SSI Interrupt Mask (SSIIM), offset 0x014 SSI Raw Interrupt Status (SSIRIS), offset 0x018	. 301 . 314 . 316 . 318 . 319 . 321 . 322 . 324 . 325
Register 24: Synchronou Register 1: Register 2: Register 3: Register 4: Register 4: Register 5: Register 6: Register 6: Register 7: Register 8:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC IS Serial Interface (SSI) SSI Control 0 (SSICR0), offset 0x000 SSI Control 1 (SSICR1), offset 0x004 SSI Data (SSIDR), offset 0x008 SSI Status (SSISR), offset 0x00C SSI Clock Prescale (SSICPSR), offset 0x010 SSI Interrupt Mask (SSIIM), offset 0x014 SSI Raw Interrupt Status (SSIRIS), offset 0x018 SSI Masked Interrupt Status (SSIMIS), offset 0x01C	. 301 . 302 . 314 . 316 . 318 . 319 . 321 . 322 . 324 . 325 . 326
Register 24: Synchronou Register 1: Register 2: Register 3: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 8: Register 9:	UART PrimeCell Identification 3 (UARTPCelIID3), offset 0xFFC IS Serial Interface (SSI)	. 301 . 302 . 314 . 316 . 318 . 319 . 321 . 322 . 324 . 325 . 326 . 327
Register 24: Synchronou Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10:	UART PrimeCell Identification 3 (UARTPCelIID3), offset 0xFFC IS Serial Interface (SSI) SSI Control 0 (SSICR0), offset 0x000 SSI Control 1 (SSICR1), offset 0x004 SSI Data (SSIDR), offset 0x008 SSI Status (SSISR), offset 0x00C SSI Clock Prescale (SSICPSR), offset 0x010 SSI Interrupt Mask (SSIIM), offset 0x014 SSI Raw Interrupt Status (SSIRIS), offset 0x018 SSI Masked Interrupt Status (SSIMIS), offset 0x01C SSI Interrupt Clear (SSIICR), offset 0x020 SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	. 301 . 302 . 314 . 316 . 318 . 319 . 321 . 322 . 324 . 325 . 326 . 327 . 328
Register 24: Synchronou Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11:	UART PrimeCell Identification 3 (UARTPCelIID3), offset 0xFFC IS Serial Interface (SSI) SSI Control 0 (SSICR0), offset 0x000 SSI Control 1 (SSICR1), offset 0x004 SSI Data (SSIDR), offset 0x008 SSI Status (SSISR), offset 0x00C SSI Clock Prescale (SSICPSR), offset 0x010 SSI Interrupt Mask (SSIIM), offset 0x014 SSI Raw Interrupt Status (SSIRIS), offset 0x018 SSI Masked Interrupt Status (SSIMIS), offset 0x01C SSI Interrupt Clear (SSIICR), offset 0x020 SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0 SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	. 301 . 302 . 314 . 316 . 318 . 319 . 321 . 322 . 324 . 325 . 326 . 327 . 328 . 329
Register 24: Synchronou Register 1: Register 2: Register 3: Register 4: Register 4: Register 5: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC IS Serial Interface (SSI) SSI Control 0 (SSICR0), offset 0x000 SSI Control 1 (SSICR1), offset 0x004 SSI Data (SSIDR), offset 0x008 SSI Status (SSISR), offset 0x00C SSI Clock Prescale (SSICPSR), offset 0x010 SSI Interrupt Mask (SSIIM), offset 0x014 SSI Raw Interrupt Status (SSIRIS), offset 0x018 SSI Masked Interrupt Status (SSIMIS), offset 0x01C SSI Interrupt Clear (SSIICR), offset 0x020 SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD4 SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	. 301 . 302 . 314 . 316 . 318 . 319 . 321 . 322 . 324 . 325 . 326 . 327 . 328 . 329 . 330
Register 24: Synchronou Register 1: Register 2: Register 3: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13:	UART PrimeCell Identification 3 (UARTPCeIIID3), offset 0xFFC IS Serial Interface (SSI)	. 301 . 302 . 314 . 316 . 318 . 319 . 321 . 322 . 324 . 325 . 326 . 327 . 328 . 329 . 330 . 331
Register 24: Synchronou Register 1: Register 2: Register 3: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	. 301 . 302 . 314 . 316 . 318 . 319 . 321 . 322 . 324 . 325 . 326 . 327 . 328 . 329 . 330 . 331 . 332
Register 24: Synchronou Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC IS Serial Interface (SSI)	. 301 . 302 . 314 . 316 . 318 . 319 . 321 . 322 . 324 . 325 . 326 . 327 . 328 . 329 . 330 . 331 . 332 . 333
Register 24: Synchronou Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16:	UART PrimeCell Identification 3 (UARTPCeIIID3), offset 0xFFC IS Serial Interface (SSI)	. 301 . 302 . 314 . 316 . 318 . 319 . 321 . 322 . 324 . 325 . 326 . 327 . 328 . 329 . 330 . 331 . 332 . 333 . 334
Register 24: Synchronou Register 1: Register 2: Register 3: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17:	UART PrimeCell Identification 3 (UARTPCeIIID3), offset 0xFFC SSI Control 0 (SSICR0), offset 0x000 SSI Control 1 (SSICR1), offset 0x004 SSI Data (SSIDR), offset 0x008 SSI Status (SSISR), offset 0x00C SSI Clock Prescale (SSICPSR), offset 0x010 SSI Interrupt Mask (SSIIM), offset 0x014 SSI Raw Interrupt Status (SSIRIS), offset 0x018 SSI Masked Interrupt Status (SSIRIS), offset 0x01C SSI Interrupt Clear (SSIICR), offset 0x020 SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0 SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4 SSI Peripheral Identification 7 (SSIPeriphID6), offset 0xFD8 SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFD6 SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE0 SSI Peripheral Identification 1 (SSIPeriphID2), offset 0xFE4 SSI Peripheral Identification 1 (SSIPeriphID2), offset 0xFE4 SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	. 301 . 302 . 314 . 316 . 318 . 319 . 321 . 322 . 324 . 325 . 326 . 327 . 328 . 329 . 330 . 331 . 332 . 333 . 334 . 335
Register 24: Synchronou Register 1: Register 2: Register 3: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 15: Register 16: Register 17: Register 17: Register 17: Register 17: Register 17: Register 18:	UART PrimeCell Identification 3 (UARTPCeIIID3), offset 0xFFC IS Serial Interface (SSI)	. 301 . 302 . 314 . 316 . 318 . 319 . 321 . 322 . 324 . 325 . 326 . 327 . 328 . 329 . 330 . 331 . 332 . 333 . 334 . 335 . 336

ated Circuit (I ² C) Interface	339
I ² C Master Slave Address (I2CMSA), offset 0x000	354
I ² C Master Control/Status (I2CMCS), offset 0x004	355
I ² C Master Data (I2CMDR), offset 0x008	359
I ² C Master Timer Period (I2CMTPR), offset 0x00C	360
I ² C Master Interrupt Mask (I2CMIMR), offset 0x010	361
I ² C Master Raw Interrupt Status (I2CMRIS), offset 0x014	362
I ² C Master Masked Interrupt Status (I2CMMIS), offset 0x018	363
I ² C Master Interrupt Clear (I2CMICR), offset 0x01C	364
I ² C Master Configuration (I2CMCR), offset 0x020	365
I ² C Slave Own Address (I2CSOAR), offset 0x000	367
I ² C Slave Control/Status (I2CSCSR), offset 0x004	368
I ² C Slave Data (I2CSDR), offset 0x008	370
I ² C Slave Interrupt Mask (I2CSIMR), offset 0x00C	371
I ² C Slave Raw Interrupt Status (I2CSRIS), offset 0x010	372
I ² C Slave Masked Interrupt Status (I2CSMIS), offset 0x014	373
I ² C Slave Interrupt Clear (I2CSICR), offset 0x018	374
	 I²C Master Slave Address (I2CMSA), offset 0x000 I²C Master Control/Status (I2CMCS), offset 0x004 I²C Master Data (I2CMDR), offset 0x008 I²C Master Timer Period (I2CMTPR), offset 0x00C I²C Master Interrupt Mask (I2CMIMR), offset 0x010 I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014 I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018 I²C Master Configuration (I2CMCR), offset 0x020 I²C Slave Own Address (I2CSOR), offset 0x004 I²C Slave Data (I2CSDR), offset 0x008 I²C Slave Raw Interrupt Status (I2CSIMR), offset 0x004 I²C Slave Raw Interrupt Status (I2CSIS), offset 0x004 I²C Slave Masked Interrupt Status (I2CSRIS), offset 0x010 I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x010

Revision History

The revision history table notes changes made between the indicated revisions of the LM3S828 data sheet.

Table 1. Revision History

Date	Revision	Description
June 2008	2972	Started tracking revision history.
October 2008	4149	 Added note on clearing interrupts to the Interrupts chapter:
		Note: It may take several processor cycles after a write to clear an interrupt source in order for NVIC to see the interrupt source de-assert. This means if the interrupt clear is done as the last action in an interrupt handler, it is possible for the interrupt handler to complete while NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer)
		 Step 1 of the Initialization and Configuration procedure in the ADC chapter states the wrong register to use to enable the ADC clock. Sentence changed to:
		1. Enable the ADC clock by writing a value of 0x0001.0000 to the RCGC0 register.
		 Additional minor data sheet clarifications and corrections were made.
November 2008	4283	Revised High-Level Block Diagram.
		 Corrected descriptions for UART1 signals.
		 Additional minor data sheet clarifications and corrections were made.

About This Document

This data sheet provides reference information for the LM3S828 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex[™]-M3 core.

Audience

This manual is intended for system software developers, hardware designers, and application developers.

About This Manual

This document is organized into sections that correspond to each major feature.

Related Documents

The following documents are referenced by the data sheet, and available on the documentation CD or from the Luminary Micro web site at www.luminarymicro.com:

- ARM® Cortex™-M3 Technical Reference Manual
- ARM® CoreSight Technical Reference Manual
- ARM® v7-M Architecture Application Level Reference Manual
- Stellaris[®] Peripheral Driver Library User's Guide
- Stellaris[®] ROM User's Guide

The following related documents are also referenced:

IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the Luminary Micro web site for additional documentation, including application notes and white papers.

Documentation Conventions

This document uses the conventions shown in Table 2 on page 17.

Table 2. Documentation Conventions

Notation	Meaning			
General Register Notation				
REGISTER	APB registers are indicated in uppercase bold. For example, PBORCTL is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, SRCRn represents any (or all) of the three Software Reset Control registers: SRCR0, SRCR1 , and SRCR2 .			
bit	A single bit in a register.			
bit field	Two or more consecutive and related bits.			
offset 0xnnn	A hexadecimal increment to a register's address, relative to that module's base address as specified in "Memory Map" on page 40.			

Meaning		
Registers are numbered consecutively throughout the document to aid in referencing them. Tregister number has no meaning to software.		
Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are se 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.		
The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.		
This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.		
Software can read this field. The bit or field is cleared by hardware after reading the bit/field.		
Software can read this field. Always write the chip reset value.		
Software can read or write this field.		
Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.		
This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.		
Software can read or write a 1 to this field. A write of a 0 to a R/W1S bit does not affect the bit value in the register.		
Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.		
This register is typically used to clear the corresponding bit in an interrupt register.		
Only a write by software is valid; a read of the register returns no meaningful data.		
This value in the register bit diagram shows the bit/field value after any reset, unless noted.		
Bit cleared to 0 on chip reset.		
Bit set to 1 on chip reset.		
Nondeterministic.		
Pin alternate function; a pin defaults to the signal without the brackets.		
Refers to the physical connection on the package.		
Refers to the electrical signal encoding of a pin.		
signal Change the value of the signal from the logically False state to the logically True state. For a High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIG below).		
Change the value of the signal from the logically True state to the logically False state.		
Signal names are in uppercase and in the Courier font. An overbar on a signal name indicate it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.		
Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.		
An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.		

Notation	Meaning
	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF. All other numbers within register tables are assumed to be binary. Within conceptual information,
	binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix.

1 Architectural Overview

The Luminary Micro Stellaris[®] family of microcontrollers—the first ARM® Cortex[™]-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The LM3S828 microcontroller is targeted for industrial applications, including test and measurement equipment, factory automation, HVAC and building control, motion control, medical instrumentation, fire and security, and power/energy.

In addition, the LM3S828 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S828 microcontroller is code-compatible to all members of the extensive Stellaris[®] family; providing flexibility to fit our customers' precise needs.

Luminary Micro offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network. See "Ordering and Contact Information" on page 414 for ordering information for Stellaris[®] family devices.

1.1 **Product Features**

The LM3S828 microcontroller includes the following product features:

- 32-Bit RISC Performance
 - 32-bit ARM® Cortex[™]-M3 v7M architecture optimized for small-footprint embedded applications
 - System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
 - Thumb®-compatible Thumb-2-only instruction set processor core for high code density
 - 50-MHz operation
 - Hardware-division and single-cycle-multiplication
 - Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
 - 22 interrupts with eight priority levels
 - Memory protection unit (MPU), providing a privileged mode for protected operating system functionality
 - Unaligned data access, enabling data to be efficiently packed into memory
 - Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
- ARM® Cortex™-M3 Processor Core

- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7[™] processor family for better performance and power efficiency.
- Full-featured debug solution
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - · Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer
- Optimized for single-cycle flash usage
- Three sleep modes with clock gating for low power
- Single-cycle multiply instruction and hardware divide
- Atomic operations
- ARM Thumb2 mixed 16-/32-bit instruction set
- 1.25 DMIPS/MHz
- JTAG
 - IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
 - Four-bit Instruction Register (IR) chain for storing JTAG instructions
 - IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
 - ARM additional instructions: APACC, DPACC and ABORT
 - Integrated ARM Serial Wire Debug (SWD)

- Internal Memory
 - 64 KB single-cycle flash
 - User-managed flash block protection on a 2-KB block basis
 - User-managed flash data programming
 - User-defined and managed flash-protection block
 - 8 KB single-cycle SRAM
- GPIOs
 - 7-28 GPIOs, depending on configuration
 - 5-V-tolerant input/outputs
 - Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
 - Bit masking in both read and write operations through address lines
 - Can initiate an ADC sample sequence
 - Pins configured as digital inputs are Schmitt-triggered.
 - Programmable control for GPIO pad configuration
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive for digital communication
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables
- General-Purpose Timers
 - Three General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers. Each GPTM can be configured to operate independently:
 - As a single 32-bit timer
 - As one 32-bit Real-Time Clock (RTC) to event capture
 - For Pulse Width Modulation (PWM)
 - To trigger analog-to-digital conversions

- 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock when using an external 32.768-KHz clock as the input
 - Software-controlled event stalling (excluding RTC mode)
 - ADC event trigger
- 16-bit Timer modes
 - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
 - Programmable one-shot timer
 - Programmable periodic timer
 - · User-enabled stalling when the controller asserts CPU Halt flag during debug
 - ADC event trigger
- 16-bit Input Capture modes
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
 - 32-bit down counter with a programmable load register
 - Separate watchdog clock with an enable
 - Programmable interrupt generation logic with interrupt masking
 - Lock register protection from runaway software
 - Reset generation logic with an enable/disable
 - User-enabled stalling when the controller asserts the CPU Halt flag during debug
- ADC
 - Eight analog input channels
 - Single-ended and differential-input configurations
 - On-chip internal temperature sensor

- Sample rate of one million samples/second
- Flexible, configurable analog-to-digital conversion
- Four programmable sample conversion sequences from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
 - Controller (software)
 - Timers
 - GPIO
- Hardware averaging of up to 64 samples for improved accuracy
- Converter uses an internal 3-V reference
- UART
 - Two fully programmable 16C550-type UARTs
 - Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs to reduce CPU interrupt service loading
 - Programmable baud-rate generator allowing speeds up to 3.125 Mbps
 - Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
 - FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
 - Standard asynchronous communication bits for start, stop, and parity
 - False-start bit detection
 - Line-break generation and detection
 - Fully programmable serial interface characteristics
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation
- Synchronous Serial Interface (SSI)
 - Master or slave operation
 - Programmable clock bit rate and prescale
 - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
 - Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces

- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing
- I²C
 - Devices on the I²C bus can be designated as either a master or a slave
 - · Supports both sending and receiving data as either a master or a slave
 - · Supports simultaneous master and slave operation
 - Four I²C modes
 - Master transmit
 - Master receive
 - Slave transmit
 - Slave receive
 - Two transmission speeds: Standard (100 Kbps) and Fast (400 Kbps)
 - Master and slave interrupt generation
 - Master generates interrupts when a transmit or receive operation completes (or aborts due to an error)
 - · Slave generates interrupts when data has been sent or requested by a master
 - Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode
- Power
 - On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
 - Low-power options on controller: Sleep and Deep-sleep modes
 - Low-power options for peripherals: software controls shutdown of individual peripherals
 - User-enabled LDO unregulated voltage detection and automatic reset
 - 3.3-V supply brown-out detection and reporting via interrupt or reset
- Flexible Reset Sources
 - Power-on reset (POR)
 - Reset pin assertion
 - Brown-out (BOR) detector alerts to system power drops
 - Software reset

- Watchdog timer reset
- Internal low drop-out (LDO) regulator output goes unregulated
- Industrial and extended temperature 48-pin RoHS-compliant LQFP package

1.2 Target Applications

- Factory automation and control
- Industrial control power devices
- Building and home automation
- Stepper motors
- Brushless DC motors
- AC induction motors

1.3 High-Level Block Diagram

Figure 1-1 on page 27 depicts the features on the Stellaris[®] LM3S828 microcontroller.




Figure 1-1. Stellaris[®] LM3S828 Microcontroller High-Level Block Diagram

1.4 Functional Overview

The following sections provide an overview of the features of the LM3S828 microcontroller. The page number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 414.

1.4.1 ARM Cortex[™]-M3

1.4.1.1 **Processor Core** (see page 34)

All members of the Stellaris[®] product family, including the LM3S828 microcontroller, are designed around an ARM Cortex[™]-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

"ARM Cortex-M3 Processor Core" on page 34 provides an overview of the ARM core; the core is detailed in the *ARM*® *Cortex*[™]-*M3 Technical Reference Manual*.

1.4.1.2 System Timer (SysTick) (see page 37)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

1.4.1.3 Nested Vectored Interrupt Controller (NVIC) (see page 42)

The LM3S828 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM® Cortex[™]-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 22 interrupts.

"Interrupts" on page 42 provides an overview of the NVIC controller and the interrupt map. Exceptions and interrupts are detailed in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual*.

1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S828 controller features Pulse Width Modulation (PWM) outputs.

1.4.2.1 PWM

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

On the LM3S828, PWM motion control functionality can be achieved through:

The motion control features of the general-purpose timers using the CCP pins

CCP Pins (see page 173)

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

1.4.3 Analog Peripherals

To handle analog signals, the LM3S828 microcontroller offers an Analog-to-Digital Converter (ADC).

1.4.3.1 ADC (see page 227)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number.

The LM3S828 ADC module features 10-bit conversion resolution and supports eight input channels, plus an internal temperature sensor. Four buffered sample sequences allow rapid sampling of up to eight analog input sources without controller intervention. Each sample sequence provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequence priority.

1.4.4 Serial Communications Peripherals

The LM3S828 controller supports both asynchronous and synchronous serial communications with:

- Two fully programmable 16C550-type UARTs
- One SSI module
- One I²C module

1.4.4.1 UART (see page 263)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S828 controller includes two fully programmable 16C550-type UARTs that support data transfer speeds up to 3.125 Mbps. (Although similar in functionality to a 16C550 UART, it is not register-compatible.)

Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

1.4.4.2 SSI (see page 302)

Synchronous Serial Interface (SSI) is a four-wire bi-directional full and low-speed communications interface.

The LM3S828 controller includes one SSI module that provides the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI, MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

1.4.4.3 I²C (see page 339)

The Inter-Integrated Circuit (I²C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL).

The I²C bus interfaces to external I²C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I²C bus may also be used for system testing and diagnostic purposes in product development and manufacture.

The LM3S828 controller includes one I²C module that provides the ability to communicate to other IC devices over an I²C bus. The I²C bus supports devices that can both transmit and receive (write and read) data.

Devices on the I^2C bus can be designated as either a master or a slave. The I^2C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. The four I^2C modes are: Master Transmit, Master Receive, Slave Transmit, and Slave Receive.

A Stellaris[®] I²C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the I^2C master and slave can generate interrupts. The I^2C master generates interrupts when a transmit or receive operation completes (or aborts due to an error). The I^2C slave generates interrupts when data has been sent or requested by a master.

1.4.5 System Peripherals

1.4.5.1 **Programmable GPIOs** (see page 128)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris[®] GPIO module is comprised of five physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 7-28 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 376 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines. Pins configured as digital inputs are Schmitt-triggered.

1.4.5.2 Three Programmable Timers (see page 167)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris[®] General-Purpose Timer Module (GPTM) contains three GPTM blocks. Each GPTM block provides two 16-bit timers/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger analog-to-digital (ADC) conversions.

When configured in 32-bit mode, a timer can run as a Real-Time Clock (RTC), one-shot timer or periodic timer. When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

1.4.5.3 Watchdog Timer (see page 203)

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris[®] Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

1.4.6 Memory Peripherals

The LM3S828 controller offers both single-cycle SRAM and single-cycle Flash memory.

1.4.6.1 SRAM (see page 112)

The LM3S828 static random access memory (SRAM) controller supports 8 KB SRAM. The internal SRAM of the Stellaris[®] devices is located at offset 0x0000.0000 of the device memory map. To reduce the number of time-consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

1.4.6.2 Flash (see page 113)

The LM3S828 Flash controller supports 64 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

1.4.7 Additional Features

1.4.7.1 Memory Map (see page 40)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S828 controller can be found in "Memory Map" on page 40. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The *ARM*® *Cortex*™-*M*3 *Technical Reference Manual* provides further information on the memory map.

1.4.7.2 JTAG TAP Controller (see page 45)

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is composed of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.

1.4.7.3 System Control and Clocks (see page 55)

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

1.4.8 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 375
- "Signal Tables" on page 376
- "Operating Characteristics" on page 382
- "Electrical Characteristics" on page 383
- "Package Information" on page 394

1.4.9 System Block Diagram




Figure 1-2. LM3S828 Controller System-Level Block Diagram

2 ARM Cortex-M3 Processor Core

The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:

- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7[™] processor family for better performance and power efficiency.
- Full-featured debug solution
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer
- Optimized for single-cycle flash usage
- Three sleep modes with clock gating for low power
- Single-cycle multiply instruction and hardware divide
- Atomic operations
- ARM Thumb2 mixed 16-/32-bit instruction set
- 1.25 DMIPS/MHz

The Stellaris[®] family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motors.

For more information on the ARM Cortex-M3 processor core, see the ARM® Cortex[™]-M3 Technical Reference Manual. For information on SWJ-DP, see the ARM® CoreSight Technical Reference Manual.

2.1 Block Diagram




Figure 2-1. CPU Block Diagram

2.2 Functional Description

Important: The ARM® Cortex[™]-M3 Technical Reference Manual describes all the features of an ARM Cortex-M3 in detail. However, these features differ based on the implementation. This section describes the Stellaris[®] implementation.

Luminary Micro has implemented the ARM Cortex-M3 core as shown in Figure 2-1 on page 35. As noted in the *ARM*® *Cortex*[™]-*M3 Technical Reference Manual*, several Cortex-M3 components are flexible in their implementation: SW/JTAG-DP, ETM, TPIU, the ROM table, the MPU, and the Nested Vectored Interrupt Controller (NVIC). Each of these is addressed in the sections that follow.

2.2.1 Serial Wire and JTAG Debug

Luminary Micro has replaced the ARM SW-DP and JTAG-DP with the ARM CoreSight[™]-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. This means Chapter 12, "Debug Port," of the *ARM*® *Cortex*[™]-*M3 Technical Reference Manual* does not apply to Stellaris[®] devices.

The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *CoreSight™ Design Kit Technical Reference Manual* for details on SWJ-DP.

2.2.2 Embedded Trace Macrocell (ETM)

ETM was not implemented in the Stellaris[®] devices. This means Chapters 15 and 16 of the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* can be ignored.

2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer. The Stellaris[®] devices have implemented TPIU as shown in Figure 2-2 on page 36. This is similar to the non-ETM version described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*, however, SWJ-DP only provides SWV output for the TPIU.




Figure 2-2. TPIU Block Diagram

2.2.4 ROM Table

The default ROM table was implemented as described in the *ARM*[®] *Cortex*[™]-*M*3 *Technical Reference Manual*.

2.2.5 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) is included on the LM3S828 controller and supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

2.2.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC):

- Facilitates low-latency exception and interrupt handling
- Controls power management
- Implements system control registers

The NVIC supports up to 240 dynamically reprioritizable interrupts each with up to 256 levels of priority. The NVIC and the processor core interface are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts. The NVIC maintains knowledge of the stacked (nested) interrupts to enable tail-chaining of interrupts.

You can only fully access the NVIC from privileged mode, but you can pend interrupts in user-mode if you enable the Configuration Control Register (see the ARM® Cortex[™]-M3 Technical Reference Manual). Any other user-mode access causes a bus fault.

All NVIC registers are accessible using byte, halfword, and word unless otherwise stated.

2.2.6.1 Interrupts

The ARM® Cortex[™]-M3 Technical Reference Manual describes the maximum number of interrupts and interrupt priorities. The LM3S828 microcontroller supports 22 interrupts with eight priority levels.

2.2.6.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

Functional Description

The timer consists of three registers:

- A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- The reload value for the counter, used to provide the counter's wrap value.
- The current value of the counter.

A fourth register, the SysTick Calibration Value Register, is not implemented in the Stellaris[®] devices.

When enabled, the timer counts down from the reload value to zero, reloads (wraps) to the value in the SysTick Reload Value register on the next clock edge, then decrements on subsequent clocks. Writing a value of zero to the Reload Value register disables the counter on the next wrap. When the counter reaches zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

Writing to the Current Value register clears the register and the COUNTFLAG status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

If the core is in debug state (halted), the counter will not decrement. The timer is clocked with respect to a reference clock. The reference clock can be the core clock or an external clock source.

SysTick Control and Status Register

Use the SysTick Control and Status Register to enable the SysTick features. The reset is 0x0000.0000.

Bit/Field	Name	Туре	Reset	Description
31:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	COUNTFLAG	R/W	0	Count Flag
				Returns 1 if timer counted to 0 since last time this was read. Clears on read by application. If read by the debugger using the DAP, this bit is cleared on read-only if the MasterType bit in the AHB-AP Control Register is set to 0. Otherwise, the COUNTFLAG bit is not changed by the debugger read.
15:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	CLKSOURCE	R/W	0	Clock Source
				Value Description
				0 External reference clock. (Not implemented for Stellaris microcontrollers.)
				1 Core clock
				If no reference clock is provided, it is held at 1 and so gives the same time as the core clock. The core clock must be at least 2.5 times faster than the reference clock. If it is not, the count values are unpredictable.
1	TICKINT	R/W	0	Tick Interrupt
				Value Description
				0 Counting down to 0 does not generate the interrupt request to the NVIC. Software can use the COUNTFLAG to determine if ever counted to 0.
				1 Counting down to 0 pends the SysTick handler.
0	ENABLE	R/W	0	Enable
				Value Description
				0 Counter disabled.
				1 Counter operates in a multi-shot way. That is, counter loads with the Reload value and then begins counting down. On reaching 0, it sets the COUNTFLAG to 1 and optionally pends the SysTick handler, based on TICKINT. It then loads the Reload value again, and begins counting.

SysTick Reload Value Register

Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 1 and 0x00FF.FFFF. A start value of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0.

Therefore, as a multi-shot timer, repeated over and over, it fires every N+1 clock pulse, where N is any value from 1 to 0x00FF.FFFF. So, if the tick interrupt is required every 100 clock pulses, 99

must be written into the RELOAD. If a new value is written on each tick interrupt, so treated as single shot, then the actual count down must be written. For example, if a tick is next required after 400 clock pulses, 400 must be written into the RELOAD.

Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	RELOAD	W1C	-	Reload Value to load into the SysTick Current Value Register when the counter reaches 0.

SysTick Current Value Register

Use the SysTick Current Value Register to find the current value in the register.

Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	CURRENT	W1C	-	Current Value
				Current value at the time the register is accessed. No read-modify-write protection is provided, so change with care.
				This register is write-clear. Writing to it with any value clears the register to 0. Clearing this register also clears the COUNTFLAG bit of the SysTick Control and Status Register.

SysTick Calibration Value Register

The SysTick Calibration Value register is not implemented.

3 Memory Map

The memory map for the LM3S828 controller is provided in Table 3-1 on page 40.

In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. See also Chapter 4, "Memory Map" in the *ARM*® *Cortex*[™]*-M3 Technical Reference Manual*.

Table 3-1. Memory Map^a

Start	End	Description	For details on registers, see page
Memory	I		
0x0000.0000	0x0000.FFFF	On-chip flash ^b	117
0x0001.0000	0x1FFF.FFFF	Reserved	-
0x2000.0000	0x2000.1FFF	Bit-banded on-chip SRAM ^c	117
0x2000.2000	0x21FF.FFFF	Reserved	-
0x2200.0000	0x2203.FFFF	Bit-band alias of 0x2000.0000 through 0x200F.FFFF	112
0x2204.0000	0x3FFF.FFFF	Reserved	-
FiRM Peripherals			
0x4000.0000	0x4000.0FFF	Watchdog timer	206
0x4000.1000	0x4000.3FFF	Reserved	-
0x4000.4000	0x4000.4FFF	GPIO Port A	135
0x4000.5000	0x4000.5FFF	GPIO Port B	135
0x4000.6000	0x4000.6FFF	GPIO Port C	135
0x4000.7000	0x4000.7FFF	GPIO Port D	135
0x4000.8000	0x4000.8FFF	SSIO	313
0x4000.9000	0x4000.BFFF	Reserved	-
0x4000.C000	0x4000.CFFF	UART0	269
0x4000.D000	0x4000.DFFF	UART1	269
0x4000.E000	0x4001.FFFF	Reserved	-
Peripherals			I
0x4002.0000	0x4002.07FF	I2C Master 0	353
0x4002.0800	0x4002.0FFF	I2C Slave 0	366
0x4002.1000	0x4002.3FFF	Reserved	-
0x4002.4000	0x4002.4FFF	GPIO Port E	135
0x4002.5000	0x4002.FFFF	Reserved	-
0x4003.0000	0x4003.0FFF	Timer0	178
0x4003.1000	0x4003.1FFF	Timer1	178
0x4003.2000	0x4003.2FFF	Timer2	178
0x4003.3000	0x4003.7FFF	Reserved	-
0x4003.8000	0x4003.8FFF	ADC	235
0x4003.9000	0x400F.CFFF	Reserved	-
0x400F.D000	0x400F.DFFF	Flash control	117
0x400F.E000	0x400F.EFFF	System control	63

Start	End	Description	For details on registers, see page
0x400F.F000	0x41FF.FFFF	Reserved	-
0x4200.0000	0x43FF.FFFF	Bit-banded alias of 0x4000.0000 through 0x400F.FFFF	-
0x4400.0000	0xDFFF.FFFF	Reserved	-
Private Peripheral B	us		L
0xE000.0000	0xE000.0FFF	Instrumentation Trace Macrocell (ITM)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.1000	0xE000.1FFF	Data Watchpoint and Trace (DWT)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.2000	0xE000.2FFF	Flash Patch and Breakpoint (FPB)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.3000	0xE000.DFFF	Reserved	-
0xE000.E000	0xE000.EFFF	Nested Vectored Interrupt Controller (NVIC)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.F000	0xE003.FFFF	Reserved	-
0xE004.0000	0xE004.0FFF	Trace Port Interface Unit (TPIU)	ARM® Cortex™-M3 Technical Reference Manual
0xE004.1000	0xFFFF.FFFF	Reserved	-

a. All reserved space returns a bus fault when read or written.

b. The unavailable flash will bus fault throughout this range.

c. The unavailable SRAM will bus fault throughout this range.

4 Interrupts

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 4-1 on page 42 lists all exception types. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 22 interrupts (listed in Table 4-2 on page 43).

Priorities on the system handlers are set with the NVIC System Handler Priority registers. Interrupts are enabled through the NVIC Interrupt Set Enable register and prioritized with the NVIC Interrupt Priority registers. You also can group priorities by splitting priority levels into pre-emption priorities and subpriorities. All of the interrupt registers are described in Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

Internally, the highest user-settable priority (0) is treated as fourth priority, after a Reset, NMI, and a Hard Fault. Note that 0 is the default priority for all the settable priorities.

If you assign the same priority level to two or more interrupts, their hardware priority (the lower position number) determines the order in which the processor activates them. For example, if both GPIO Port A and GPIO Port B are priority level 1, then GPIO Port A has higher priority.

Important: It may take several processor cycles after a write to clear an interrupt source in order for NVIC to see the interrupt source de-assert. This means if the interrupt clear is done as the last action in an interrupt handler, it is possible for the interrupt handler to complete while NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer).

See Chapter 5, "Exceptions" and Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* for more information on exceptions and interrupts.

Exception Type	Vector Number	Priority ^a	Description
-	0	-	Stack top is loaded from first entry of vector table on reset.
Reset	1	-3 (highest)	Invoked on power up and warm reset. On first instruction, drops to lowest priority (and then is called the base level of activation). This is asynchronous.
Non-Maskable Interrupt (NMI)	2	-2	Cannot be stopped or preempted by any exception but reset. This is asynchronous.
			An NMI is only producible by software, using the NVIC Interrupt Control State register.
Hard Fault	3	-1	All classes of Fault, when the fault cannot activate due to priority or the configurable fault handler has been disabled. This is synchronous.
Memory Management	4	settable	MPU mismatch, including access violation and no match. This is synchronous.
			The priority of this exception can be changed.

Table 4-1. Exception Types

Exception Type	Vector Number	Priority ^a	Description
Bus Fault	5	settable	Pre-fetch fault, memory access fault, and other address/memory related faults. This is synchronous when precise and asynchronous when imprecise.
			You can enable or disable this fault.
Usage Fault	6	settable	Usage fault, such as undefined instruction executed or illegal state transition attempt. This is synchronous.
-	7-10	-	Reserved.
SVCall	11	settable	System service call with SVC instruction. This is synchronous.
Debug Monitor	12	settable	Debug monitor (when not halting). This is synchronous, but only active when enabled. It does not activate if lower priority than the current activation.
-	13	-	Reserved.
PendSV	14	settable	Pendable request for system service. This is asynchronous and only pended by software.
SysTick	15	settable	System tick timer has fired. This is asynchronous.
Interrupts	16 and above	settable	Asserted from outside the ARM Cortex-M3 core and fed through the NVIC (prioritized). These are all asynchronous. Table 4-2 on page 43 lists the interrupts on the LM3S828 controller.

a. 0 is the default priority for all the settable priorities.

Table 4-2. Interrupts

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Description
0-15	-	Processor exceptions
16	0	GPIO Port A
17	1	GPIO Port B
18	2	GPIO Port C
19	3	GPIO Port D
20	4	GPIO Port E
21	5	UART0
22	6	UART1
23	7	SSI0
24	8	12C0
25-29	9-13	Reserved
30	14	ADC Sequence 0
31	15	ADC Sequence 1
32	16	ADC Sequence 2
33	17	ADC Sequence 3
34	18	Watchdog timer
35	19	Timer0 A
36	20	Timer0 B
37	21	Timer1 A
38	22	Timer1 B
39	23	Timer2 A
40	24	Timer2 B

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Description
41-43	25-27	Reserved
44	28	System Control
45	29	Flash Control
46-70	30-54	Reserved

5 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.

The Stellaris[®] JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
- ARM additional instructions: APACC, DPACC and ABORT
- Integrated ARM Serial Wire Debug (SWD)

See the *ARM*® *Cortex*™-*M3 Technical Reference Manual* for more information on the ARM JTAG controller.

5.1 Block Diagram




Figure 5-1. JTAG Module Block Diagram

5.2 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 5-1 on page 46. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 5-2 on page 51 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 386 for JTAG timing diagrams.

5.2.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST, TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 5-1 on page 47. Detailed information on each pin follows.

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TRST	Input	Enabled	Disabled	N/A	N/A
TCK	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

Table 5-1. JTAG Port Pins Reset State

5.2.1.1 Test Reset Input (TRST)

The $\overline{\text{TRST}}$ pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When $\overline{\text{TRST}}$ is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while $\overline{\text{TRST}}$ is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the $\overline{\text{TRST}}$ pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

5.2.1.2 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source.

5.2.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 5-2 on page 49.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

5.2.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost.

5.2.1.5 Test Data Output (TDO)

The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

5.2.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 5-2 on page 49. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR) or the assertion of TRST. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.




Figure 5-2. Test Access Port State Machine

5.2.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 51.

5.2.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

5.2.4.1 GPIO Functionality

When the microcontroller is reset with either a POR or \overline{RST} , the JTAG port pins default to their JTAG configurations. The default configuration includes enabling the pull-up resistors (setting **GPIOPUR** to 1 for PB7 and PC[3:0]) and enabling the alternate hardware function (setting **GPIOAFSEL** to 1 for PB7 and PC[3:0]) on the JTAG pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part.

It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris[®] microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

5.2.4.2 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The switching preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Capture IR, Exit1 IR, Update IR, Run Test Idle, Select DR, Select IR, Capture IR, Run Test Idle, Select DR, Select IR, and Test-Logic-Reset states.

Stepping through the JTAG TAP Instruction Register (IR) load sequences of the TAP state machine twice without shifting in a new instruction enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the *ARM*® *Cortex*[™]-*M3 Technical Reference Manual* and the *ARM*® *CoreSight Technical Reference Manual*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

5.3 Initialization and Configuration

After a Power-On-Reset or an external reset (\mathbb{RST}), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins ($\mathbb{PB7}$ and $\mathbb{PC}[3:0]$) for their alternate function using the **GPIOAFSEL** register. In addition to enabling the alternate functions, any other changes to the GPIO pad configurations on the five JTAG pins ($\mathbb{PB7}$ and $\mathbb{PC}[3:0]$) should be reverted to their default settings.

5.4 Register Descriptions

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

5.4.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain connected between the JTAG TDI and TDO pins with a parallel load register. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 5-2 on page 51. A detailed explanation of each instruction, along with its associated Data Register, follows.

IR[3:0]	Instruction	Description
0000	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0001	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0010	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
1000	ABORT	Shifts data into the ARM Debug Port Abort Register.
1010	DPACC	Shifts data into and out of the ARM DP Access Register.
1011	APACC	Shifts data into and out of the ARM AC Access Register.
1110	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
1111	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that TDI is always connected to TDO.

Table 5-2. JTAG Instruction Register Commands

5.4.1.1 EXTEST Instruction

The EXTEST instruction is not associated with its own Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows tests to be developed that drive known values out of the controller, which can be used to verify connectivity. While the EXTEST instruction is present in the Instruction Register, the Boundary Scan Data Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

5.4.1.2 INTEST Instruction

The INTEST instruction is not associated with its own Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable. While the INTEXT instruction is present in the Instruction Register, the Boundary

Scan Data Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

5.4.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 53 for more information.

5.4.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 54 for more information.

5.4.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 54 for more information.

5.4.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 54 for more information.

5.4.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a Power-On-Reset (POR) is asserted, TRST is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 53 for more information.

5.4.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 53 for more information.

5.4.2 Data Registers


The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

5.4.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-3 on page 53. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x1BA00477. This value indicates an ARM Cortex-M3, Version 1 processor. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.

Figure 5-3. IDCODE Register Format



5.4.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-4 on page 53. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.

Figure 5-4. BYPASS Register Format


5.4.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 5-5 on page 54. Each GPIO pin, starting with a GPIO pin next to the JTAG port pins, is included in the Boundary Scan Data

Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as can be seen in the figure. For detailed information on the order of the input, output, and output enable bits for each of the GPIO ports and any other pins included on the Boundary Scan Data Chain, please refer to the Stellaris[®] Family Boundary Scan Description Language (BSDL) files, downloadable from www.luminarymicro.com.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

Figure 5-5. Boundary Scan Register Format



5.4.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

5.4.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual*.

5.4.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

6 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking to the core and individual peripherals, and handles reset detection and reporting.

6.1 Functional Description

The System Control module provides the following capabilities:

- Device identification, see "Device Identification" on page 55
- Local control, such as reset (see "Reset Control" on page 55), power (see "Power Control" on page 58) and clock control (see "Clock Control" on page 58)
- System control (Run, Sleep, and Deep-Sleep modes), see "System Control" on page 61

6.1.1 Device Identification

Several read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, flash size, and other features. See the **DID0**, **DID1**, and **DC0-DC4** registers.

6.1.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

6.1.2.1 Reset Sources

The controller has six sources of reset:

- **1.** External reset input pin (\overline{RST}) assertion, see "RST Pin Assertion" on page 55.
- 2. Power-on reset (POR), see "Power-On Reset (POR)" on page 56.
- 3. Internal brown-out (BOR) detector, see "Brown-Out Reset (BOR)" on page 56.
- 4. Software-initiated reset (with the software reset registers), see "Software Reset" on page 57.
- 5. A watchdog timer reset condition violation, see "Watchdog Timer Reset" on page 58.
- 6. Internal low drop-out (LDO) regulator output

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

Note: The main oscillator is used for external resets and power-on resets; the internal oscillator is used during the internal process by internal reset and clock verification circuitry.

6.1.2.2 **RST** Pin Assertion

The external reset pin (\overline{RST}) resets the controller. This resets the core and all the peripherals except the JTAG TAP controller (see "JTAG Interface" on page 45). The external reset sequence is as follows:

- **1.** The external reset pin (\overline{RST}) is asserted and then de-asserted.
- 2. After RST is de-asserted, the main crystal oscillator is allowed to settle and there is an internal main oscillator counter that takes from 15-30 ms to account for this. During this time, internal reset to the rest of the controller is held active.
- 3. The internal reset is released and the core fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.


The external reset timing is shown in Figure 18-5 on page 388.

6.1.2.3 Power-On Reset (POR)

The Power-On Reset (POR) circuitry detects a rise in power-supply voltage (V_{DD}) and generates an on-chip reset pulse. To use the on-chip circuitry, the \overline{RST} input needs to be connected to the power supply (V_{DD}) through a pull-up resistor (1K to 10K Ω).

The device must be operating within the specified operating parameters at the point when the on-chip power-on reset pulse is complete. The specified operating parameters include supply voltage, frequency, temperature, and so on. If the operating conditions are not met at the point of POR end, the Stellaris[®] controller does not operate correctly. In this case, the reset must be extended using external circuitry. The RST input may be used with the circuit as shown in Figure 6-1 on page 56.

Figure 6-1. External Circuitry to Extend Reset



The R_1 and C_1 components define the power-on delay. The R_2 resistor mitigates any leakage from the \overline{RST} input. The diode (D₁) discharges C₁ rapidly when the power supply is turned off.

The Power-On Reset sequence is as follows:

- **1.** The controller waits for the later of external reset (RST) or internal POR to go inactive.
- 2. After the resets are inactive, the main crystal oscillator is allowed to settle and there is an internal main oscillator counter that takes from 15-30 ms to account for this. During this time, internal reset to the rest of the controller is held active.
- 3. The internal reset is released and the core fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The internal POR is only active on the initial power-up of the controller. The Power-On Reset timing is shown in Figure 18-6 on page 388.

Note: The power-on reset also resets the JTAG controller. An external reset does not.

6.1.2.4 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if the power supply (V_{DD}) drops below a brown-out threshold voltage (V_{BTH}) . The circuit is provided to guard against improper operation of logic and peripherals that operate off the power supply voltage (V_{DD}) and not the LDO voltage. If a brown-out condition is detected, the system may generate a controller interrupt or a system reset. The BOR circuit has a digital filter that protects against noise-related detection for the interrupt condition. This feature may be optionally enabled.

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset.

The brown-out reset sequence is as follows:

- 1. When V_{DD} drops below V_{BTH} , an internal BOR condition is set.
- 2. If the BORWT bit in the **PBORCTL** register is set and BORIOR is not set, the BOR condition is resampled, after a delay specified by BORTIM, to determine if the original condition was caused by noise. If the BOR condition is not met the second time, then no further action is taken.
- 3. If the BOR condition exists, an internal reset is asserted.
- 4. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.
- 5. The internal BOR condition is reset after 500 μ s to prevent another BOR condition from being set before software has a chance to investigate the original cause.

The internal Brown-Out Reset timing is shown in Figure 18-7 on page 388.

6.1.2.5 Software Reset

Software can reset a specific peripheral or generate a reset to the entire system .

Peripherals can be individually reset by software via three registers that control reset signals to each peripheral (see the **SRCRn** registers). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 61). Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software by setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset is initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- 3. The internal reset is deasserted and the controller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 18-8 on page 389.

6.1.2.6 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The watchdog reset timing is shown in Figure 18-9 on page 389.

6.1.2.7 Low Drop-Out (LDO)

A reset can be initiated when the internal low drop-out (LDO) regulator output goes unregulated. This is initially disabled and may be enabled by software. LDO is controlled with the **LDO Power Control (LDOPCTL)** register. The LDO reset sequence is as follows:

- 1. LDO goes unregulated and the LDOARST bit in the LDOARST register is set.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The LDO reset timing is shown in Figure 18-10 on page 389.

6.1.3 Power Control

The Stellaris[®] microcontroller provides an integrated LDO regulator that is used to provide power to the majority of the controller's internal logic. For power reduction, the LDO regulator provides software a mechanism to adjust the regulated value, in small increments (VSTEP), over the range of 2.25 V to 2.75 V (inclusive)—or 2.5 V \pm 10%. The adjustment is made by changing the value of the VADJ field in the **LDO Power Control (LDOPCTL)** register.

6.1.4 Clock Control

System control determines the control of clocks in this part.

6.1.4.1 Fundamental Clock Sources

There are multiple clock sources for use in the device:

Internal Oscillator (IOSC). The internal oscillator is an on-chip clock source. It does not require the use of any external components. The frequency of the internal oscillator is 12 MHz ± 30%. Applications that do not depend on accurate clock sources may use this clock source to reduce system cost.

Main Oscillator (MOSC). The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSCO input pin, or an external crystal is connected across the OSCO input and OSC1 output pins. The crystal value allowed depends on whether the main oscillator is used as the clock reference source to the PLL. If so, the crystal must be one of the supported frequencies between 3.579545 MHz through 8.192 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz and 8.192 MHz. The single-ended clock source range is from DC through the specified speed of the device. The supported crystals are listed in the XTAL bit field in the RCC register (see page 73).

The internal system clock (SysClk), is derived from any of the above sources plus two others: the output of the main internal PLL, and the internal oscillator divided by four ($3 \text{ MHz} \pm 30\%$). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 8.192 MHz (inclusive).

Nearly all of the control for the clocks is provided by the **Run-Mode Clock Configuration (RCC)** register.

Figure 6-2 on page 59 shows the logic for the main clock tree. The peripheral blocks are driven by the system clock signal and can be individually enabled/disabled. The ADC clock signal is automatically divided down to 16.67 MHz for proper ADC operation.




Figure 6-2. Main Clock Tree

a. These are bit fields within the Run-Mode Clock Configuration (RCC) register.

6.1.4.2 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 8.192 MHz, otherwise, the range of supported crystals is 1 to 8.192 MHz.

The XTAL bit in the **RCC** register (see page 73) describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

6.1.4.3 Main PLL Frequency Configuration

The main PLL is disabled by default during power-on reset and is enabled later by software if required. Software configures the main PLL input reference clock source, specifies the output divisor to set the system clock frequency, and enables the main PLL to drive the output.

If the main oscillator provides the clock reference to the main PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL to PLL Translation** (**PLLCFG**) register (see page 77). The internal translation provides a translation within \pm 1% of the targeted PLL VCO frequency.

The Crystal Value field (XTAL) on page 73 describes the available crystal choices and default programming of the **PLLCFG** register. The crystal number is written into the XTAL field of the **Run-Mode Clock Configuration (RCC)** register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

6.1.4.4 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the **RCC** register fields (see page 73).

6.1.4.5 PLL Operation

If a PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is T_{READY} (see Table 18-6 on page 385). During the relock time, the affected PLL is not usable as a clock reference.

The PLL is changed by one of the following:

- Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the T_{READY} requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600 µs at an 8.192 MHz external oscillator clock). Hardware is provided to keep the PLL from being used as a system clock until the T_{READY} condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC** register is switched to use the PLL.

If the main PLL is enabled and the system clock is switched to use the PLL in one step, the system control hardware continues to clock the controller from the oscillator selected by the **RCC** register until the main PLL is stable (T_{READY} time met), after which it changes to the PLL. Software can use many methods to ensure that the system is clocked from the main PLL, including periodically polling the PLLLRIS bit in the **Raw Interrupt Status (RIS)** register, and enabling the PLL Lock interrupt.

6.1.4.6 Clock Verification Timers

There are three identical clock verification circuits that can be enabled though software. The circuit checks the faster clock by a slower clock using timers:

The main oscillator checks the PLL.

- The main oscillator checks the internal oscillator.
- The internal oscillator divided by 64 checks the main oscillator.

If the verification timer function is enabled and a failure is detected, the main clock tree is immediately switched to a working clock and an interrupt is generated to the controller. Software can then determine the course of action to take. The actual failure indication and clock switching does not clear without a write to the **CLKVCLR** register, an external reset, or a POR reset. The clock verification timers are controlled by the PLLVER, IOSCVER, and MOSCVER bits in the **RCC** register.

6.1.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively. The **DC1**, **DC2** and **DC4** registers act as a write mask for the **RCGCn**, **SCGCn**, and **DCGCn** registers.

There are three levels of operation for the device defined as:

- Run Mode. In Run mode, the controller actively executes code. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the RCGCn registers. The system clock can be any of the available clock sources including the PLL.
- Sleep Mode. In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor and the memory subsystem are not clocked and therefore no longer execute code. Sleep mode is entered by the Cortex-M3 core executing a WFI(Wait for Interrupt) instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® CortexTM-M3 Technical Reference Manual for more details.

Peripherals are clocked that are enabled in the **SCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

Deep-Sleep Mode. In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the device to Run mode from one of the sleep modes. Deep-Sleep mode is entered by first writing the Deep Sleep Enable bit in the ARM Cortex-M3 NVIC system control register and then executing a WFI instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® Cortex™-M3 Technical Reference Manual for more details.

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when auto-clock gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled. When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware will power the PLL down and override the SYSDIV field of the active **RCC** register to be /16 or /64, respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration.

6.2 Initialization and Configuration

The PLL is configured using direct register writes to the **RCC** register. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the **RCC** register. This configures the system to run off a "raw" clock source and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN and OEN bits in RCC. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN and OEN bits powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) in RCC and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC.

Note: If the BYPASS bit is cleared before the PLL locks, it is possible to render the device unusable.

6.3 Register Map

Table 6-1 on page 62 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

Note: Spaces in the System Control register space that are not used are reserved for future or internal use by Luminary Micro, Inc. Software should not modify any reserved memory address.

Offset	Name	Туре	Reset	Description	See page
0x000	DID0	RO	-	Device Identification 0	64
0x004	DID1	RO	-	Device Identification 1	81
0x008	DC0	RO	0x001F.001F	Device Capabilities 0	83
0x010	DC1	RO	0x0001.33BF	Device Capabilities 1	84
0x014	DC2	RO	0x0007.1013	Device Capabilities 2	86
0x018	DC3	RO	0xBFFF.0000	Device Capabilities 3	88
0x01C	DC4	RO	0x0000.001F	Device Capabilities 4	90
0x030	PBORCTL	R/W	0x0000.7FFD	Power-On and Brown-Out Reset Control	66
0x034	LDOPCTL	R/W	0x0000.0000	LDO Power Control	67
0x040	SRCR0	R/W	0x0000000	Software Reset Control 0	109
0x044	SRCR1	R/W	0x0000000	Software Reset Control 1	110

Table 6-1. System Control Register Map

Offset	Name	Туре	Reset	Description	See page
0x048	SRCR2	R/W	0x00000000	Software Reset Control 2	111
0x050	RIS	RO	0x0000.0000	Raw Interrupt Status	68
0x054	IMC	R/W	0x0000.0000	Interrupt Mask Control	69
0x058	MISC	R/W1C	0x0000.0000	Masked Interrupt Status and Clear	71
0x05C	RESC	R/W	-	Reset Cause	72
0x060	RCC	R/W	0x0780.3AC0	Run-Mode Clock Configuration	73
0x064	PLLCFG	RO	-	XTAL to PLL Translation	77
0x100	RCGC0	R/W	0x00000040	Run Mode Clock Gating Control Register 0	91
0x104	RCGC1	R/W	0x00000000	Run Mode Clock Gating Control Register 1	97
0x108	RCGC2	R/W	0x00000000	Run Mode Clock Gating Control Register 2	103
0x110	SCGC0	R/W	0x00000040	Sleep Mode Clock Gating Control Register 0	93
0x114	SCGC1	R/W	0x00000000	Sleep Mode Clock Gating Control Register 1	99
0x118	SCGC2	R/W	0x00000000	Sleep Mode Clock Gating Control Register 2	105
0x120	DCGC0	R/W	0x00000040	Deep Sleep Mode Clock Gating Control Register 0	95
0x124	DCGC1	R/W	0x00000000	Deep Sleep Mode Clock Gating Control Register 1	101
0x128	DCGC2	R/W	0x00000000	Deep Sleep Mode Clock Gating Control Register 2	107
0x144	DSLPCLKCFG	R/W	0x0780.0000	Deep Sleep Clock Configuration	78
0x150	CLKVCLR	R/W	0x0000.0000	Clock Verification Clear	79
0x160	LDOARST	R/W	0x0000.0000	Allow Unregulated LDO to Reset the Part	80

6.4 Register Descriptions

All addresses given are relative to the System Control base address of 0x400F.E000.

Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the device.

Dev	ice Iden	tificatio	on 0 (DI	D0)												
Offse	0x400F.E t 0x000 RO, reset			-												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved		VER							rese	rved			•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	r		1	MA	I JOR		i i				r	I MIN	OR			
Type Reset	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31		reserv	ved	R	0	0	com	patibility	with fut	ure produ		value of	erved bit a reserv on.		
	30:28		VEF	२	R	0	0x0	DID	0 Versio	n						
												-		sion. The ded as fo		number
								Valu	ue Desc	ription						
								0x0			egister fo lass devi		inition fo	or Stellari	s®	
	27:16		reser	ved	R	0	0x0	com	patibility	with fut	ure produ		value of	erved bit a reserv on.		
	15:8		MAJO	DR	R	0	-	Majo	or Revisi	on						
								revis num	sion refle Iber is in	cts chan dicated i	ges to ba n the pa	ase layers rt numbe	s of the d r as a le	of the de lesign. Th tter (A fo as follows	ne major r first rev	revision
								Valu	ue Desc	ription						
								0x0	Revis	sion A (ii	nitial dev	ice)				
								0x1	Revis	sion B (f	irst base	layer rev	ision)			
								0x2	Revis	sion C (s	econd b	ase laye	r revisio	n)		
								and	so on.							

Bit/Field	Name	Туре	Reset	Description
7:0	MINOR	RO	-	Minor Revision
				This field specifies the minor revision number of the device. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:
				Value Description
				0x0 Initial device, or a major revision update.
				0x1 First metal layer change.
				0x2 Second metal layer change.

and so on.

Register 2: Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Power-On and Brown-Out Reset Control (P	BORCTL)
---	---------

Base 0x400F.E000 Offset 0x030 Type R/W, reset 0x0000.7FFD

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1			I	BOR	ТІМ						1	BORIOR	BORWT
Type Reset	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1						
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:16		reserv	ved	R	0	0x0	com		with futu	ure produ	ucts, the	value of	a reser	t. To prov ved bit sh	
	15:2		BORT	ГІМ	R/	W	0x1FFF	BOI	R Time D	elay						
									s field spe BOR out						ks delaye	d before
								inte		lator (IO	SC) freq	uency of			500 µs an . At +30%	
	1		BORI	OR	R/	W	0	BOI	R Interru	ot or Res	set					
									s bit conti et is signa				0		ontroller.	lf set, a
	0		BOR\	ΝT	R/	W	1	BOI	R Wait ar	nd Checl	k for Nois	se				
									s bit speci ot set.	ifies the I	response	e to a bro	wn-out s	ignal as	sertion if 1	BORIOR
								BOR a Bo	TIM IOS	C perioc upt is sig	ls and re gnalled.	samples	the BO	R outpu	ontroller v t. If still as e initial as	sserted,
									ORWT is C dition is r					e the ou	itput and	any

Register 3: LDO Power Control (LDOPCTL), offset 0x034

The <code>VADJ</code> field in this register adjusts the on-chip output voltage (V $_{OUT}$).

Base Offse	D Powe 0x400F.E t 0x034 R/W, res	E000	DI (LDOI	PCTL)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•					rese	erved	•					•	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					rese	rved	•			•		•	VA	DJ	•	·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:6		reserv	ved	R	0	0	com	patibility	ould not with futu cross a r	ure prod	ucts, the	value of	a reserv		
	5:0		VAD)J	R/	W	0x0	LDC	Output	Voltage						
										ts the on ld are pro			age. The	progran	nming va	lues for
								Val	ue	V _{OUT} (V))					
								0x0	00	2.50						
								0x0)1	2.45						
								0x0)2	2.40						
								0x0		2.35						
								0x0		2.30						
								0x0		2.25						
										Reserve	d					
								0x1 0x1		2.75 2.70						
								0x1		2.70						
								0x1		2.60						
								0x1		2.55						

Register 4: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

Base Offse	/ Interru 0x400F.E t 0x050 RO, reset	000	tus (RIS)													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved	1						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reserved					PLLLRIS	CLRIS	IOFRIS	MOFRIS	LDORIS	BORRIS	PLLFRIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nam	е	Тур	e	Reset	Des	cription							
	31:7		reserv	red	R)	0	com	patibility	ould not / with futu cross a r	ure produ	ucts, the	value of	a reserv	•	
	6		PLLLF	ิเร	R)	0	PLL	Lock Ra	aw Interr	upt Statu	IS				
								This	bit is se	et when t	he PLL 1	Γρελον Τ	imer ass	erts.		
	5		CLRI	S	R)	0			it Raw In						
										et if the L	•		t asserts			
	4		IOFR	IS	R)	0	Inter	mal Osc	illator Fa	ult Raw	Interrup	t Status			
								This	bit is se	et if an in	ternal os	cillator f	ault is de	etected.		
	3		MOFF	RIS	R	D	0	Mair	n Oscilla	ator Fault	Raw Int	errupt S	tatus			
								This	bit is se	et if a ma	in oscilla	tor fault	is detect	ed.		
	2		LDOR	RIS	R	C	0	LDC	Power	Unregula	ated Rav	v Interru	pt Status	;		
								This	bit is se	et if a LD	O voltag	e is unre	egulated.			
	1		BORF	RIS	R	D	0	Brow	vn-Out I	Reset Ra	w Interru	upt Statu	IS			
								a bro from bit ir	own-out 1 the bro	e raw int condition wn-out de register	n is curre	ently acti circuit. A	ive. This n interrup	is an uni ot is repo	registere rted if the	d signal BORIM
	0		PLLFF	RIS	R)	0	PLL	Fault R	aw Interr	upt Stati	JS				
								This	bit is se	et if a PLI	_ fault is	detecte	d (stops	oscillatin	g).	

Register 5: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

Interrupt Mask Control (IMC)

Offset	0x400F.E 0x054 R/W, res		0.0000	,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ			1	1				rese	erved	1		1			1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	reserved					PLLLIM	CLIM	IOFIM	MOFIM	LDOIM	BORIM	PLLFIM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bi	it/Field		Nam	ne	Тур	be	Reset	Des	cription							
	31:7		reser	ved	R	C	0	com	npatibility	with futu	ure prod	ucts, the	of a res value of operation	a reserv		
	6		PLLL	.IM	R/	N	0	PLL	. Lock In	errupt M	ask					
								inte	rrupt. If s		terrupt is	s genera	nterrupt i ted if PL: ed.			
	5		CLI	М	R/	N	0	Cur	rent Limi	t Interrup	ot Mask					
								con	troller int		set, an	interrupt	mit detec is gener ed.			
	4		IOFI	М	R/	N	0	Inte	rnal Osc	illator Fa	ult Interi	rupt Mas	k			
								to a	controlle		ot. If set,	an inter	scillator f rupt is ge ed.			
	3		MOF	IM	R/	N	0	Mai	n Oscilla	tor Fault	Interrup	t Mask				
								to a	controlle		ot. If set,	an inter	illator fau rupt is ge ed.		•	
	2		LDO	IM	R/	N	0	LDC) Power	Unregula	ated Inte	errupt Ma	ask			
								pror	noted to	a contro	ller inter	rupt. If s	regulated et, an inf t is not g	errupt is	generat	
	1		BOR	IM	R/	N	0	Bro	wn-Out F	Reset Inte	errupt M	ask				
								con	troller int		set, an	interrupt	it condition is genered is dener			

Bit/Field	Name	Туре	Reset	Description
0	PLLFIM	R/W	0	PLL Fault Interrupt Mask
				This bit specifies whether a PLL fault detection is promoted to a controller interrupt. If set, an interrupt is generated if PLLFRIS is set; otherwise, an interrupt is not generated.

Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058

On a read, this register gives the current masked status value of the corresponding interrupt. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the RIS register (see page 68).

Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000 Offset 0x058 Type R/W1C, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	I				· ·			rese	rved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	ľ		1 1		reserved		r r			PLLLMIS	CLMIS	IOFMIS	MOFMIS	LDOMIS	BORMIS	reserved		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	RO 0		
E	Bit/Field		Nam	ie	Тур	be	Reset	Des	cription									
	31:7		reserv	/ed	R	C	0	com	patibility	with futu	ire produ	•						
	6		PLLLM	MIS	R/W	1C	0	PLL	Lock Ma	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$								
												READY tim	er assert	s. The in	terrupt is	cleared		
	5		CLM	IS	R/W	'1C	0	Curr	rent Limi	t Masked	l Interru	ot Status	;					
	4 IOFMIS											E output	t asserts	. The inte	errupt is	cleared		
	4 IOFMIS				R/W	'1C	0	Inter	rnal Osci	llator Fa	ult Mask	ed Interi	rupt Stat	us				
	4 IOFMIS							This bit is set if an internal oscillator fault is detected. Th cleared by writing a 1 to this bit.						The inter	rupt is			
	3		MOF	ЛIS	R/W	'1C	0	Mair	n Oscilla	tor Fault	Masked	Interrup	t Status					
												or fault is	detecte	d. The in	terrupt is	cleared		
	2		LDOM	/IS	R/W	'1C	0	LDC) Power	Unregula	ated Mas	ked Inte	errupt Sta	atus				
											power is	unregul	ated. Th	e interru	pt is clea	red by		
	1		BORN	<i>I</i> IS	R/W	1C	0	BOF	R Maske	d Interru	ot Status	6						
								set, BOR	a brown IM bit in 1	-out cond the IMC r	dition wa egister i	is detect s set and	ed. An ir	nterrupt i LIOR bit i	s reporte n the PB	d if the ORCTL		
	0		reserv	/ed	R	C	0	com	patibility		ire produ	ucts, the	value of	a reserv	. To prov ved bit sh			

Reset Cause (RESC) Base 0x400F.E000

Register 7: Reset Cause (RESC), offset 0x05C

This field specifies the cause of the reset event to software. The reset value is determined by the cause of the reset. When an external reset is the cause (EXT is set), all other reset bits are cleared. However, if the reset is due to any other cause, the remaining bits are sticky, allowing software to see all causes.

	R/W, res 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ			1				1 1		rved		1		1	1	1	1
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		rese	rved	1 I				LDO	SW	WDT	BOR	POR	EX1
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W	R/W -	R/W	R/W -	R/W -	R/W
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:6		reserv	ved	R	0	0	com	patibility	with fut	rely on t ure prod ead-mod	ucts, the	value of	a reserv		
	5		LDO	C	R/	W	-	LDC	Reset							
									en set, in erated a		the LDO vent.	circuit h	as lost r	egulatior	and has	5
	4		SM	/	R/	W	-	Soft	ware Re	set						
								Whe	en set, in	dicates	a softwa	re reset	is the ca	use of th	e reset e	event.
	3		WD	т	R/	W	-	Wat	chdog Ti	mer Res	set					
								Whe	en set, in	dicates	a watcho	log rese	t is the c	ause of t	he reset	even
	2		BOI	R	R/	W	-	Brow	wn-Out F	Reset						
								Whe	en set, in	dicates	a brown-	out rese	t is the c	ause of	the rese	t even
	1		PO	R	R/	W	-	Pow	/er-On R	eset						
								Whe	en set, in	dicates	a power-	on rese	t is the c	ause of t	he reset	event
	0		EX	Г	R/	W	-	Exte	ernal Res	set						
									en set, in reset eve		an exteri	nal reset	(RST as	sertion)	is the ca	use o

Register 8: Run-Mode Clock Configuration (RCC), offset 0x060

This register is defined to provide source control and frequency speed.

Base Offse	-Mode 0x400F.E t 0x060 R/W, rese	E000	Configura	ation (F	RCC)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[rese	erved		ACG		SYS	DIV	1	USESYSDIV		I	rese	erved	1	
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[rese	rved	PWRDN	OEN	BYPASS	PLLVER	1	тх	AL	1	OSC	SRC	IOSCVER	MOSCVER	IOSCDIS	MOSCDIS
Туре	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset E	⁰ Bit/Field	0	1 Nam	ı Ie	1 Ty	o pe	1 Reset	0 Des	1 cription	1	0	0	0	0	0	0
31:28 reserved RO 0x0				com	patibility	ould not r with futu cross a re	re produ	ucts, the	value of	a reserv	•					
	27		ACC	3	R/	W	0	Auto	Clock	Gating						
								Gat Gat	ing Con ing Con	cifies whe trol (SCC trol (DCC mode (re	GCn) reg GCn) reg	gisters a gisters if	nd Deep the cont	-Sleep-I roller en	Node Cl ters a Sl	ock eep or

Gating Control (DCGCn) registers and Deep clicip index of our Deep-Sleep mode (respectively). If set, the SCGCn or DCGCn registers are used to control the clocks distributed to the peripherals when the controller is in a sleep mode. Otherwise, the **Run-Mode Clock Gating Control (RCGCn)** registers are used when the controller enters a sleep mode.

The **RCGCn** registers are always used to control the clocks in Run mode.

This allows peripherals to consume less power when the controller is in a sleep mode and the peripheral is unused.

Bit/Field	Name	Туре	Reset	Description
26:23	SYSDIV	R/W	0xF	System Clock Divisor
				Specifies which divisor is used to generate the system clock from the PLL output.
				The PLL VCO frequency is 200 MHz.
				Value Divisor (BYPASS=1) Frequency (BYPASS=0)
				0x0 reserved reserved
				0x1 /2 reserved
				0x2 /3 reserved
				0x3 /4 50 MHz
				0x4 /5 40 MHz
				0x5 /6 33.33 MHz
				0x6 /7 28.57 MHz
				0x7 /8 25 MHz
				0x8 /9 22.22 MHz
				0x9 /10 20 MHz
				0xA /11 18.18 MHz
				0xB /12 16.67 MHz
				0xC /13 15.38 MHz
				0xD /14 14.29 MHz
				0xE /15 13.33 MHz
				0xF /16 12.5 MHz (default)
				When reading the Run-Mode Clock Configuration (RCC) register (see page 73), the SYSDIV value is MINSYSDIV if a lower divider was requested and the PLL is being used. This lower value is allowed to divide a non-PLL source.
22	USESYSDIV	R/W	0	Enable System Clock Divider
				Use the system clock divider as the source for the system clock. The system clock divider is forced to be used when the PLL is selected as the source.
21:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	PWRDN	R/W	1	PLL Power Down
				This bit connects to the PLL PWRDN input. The reset value of 1 powers down the PLL. See Table 6-2 on page 76 for PLL mode control.
12	OEN	R/W	1	PLL Output Enable
				This bit specifies whether the PLL output driver is enabled. If cleared, the driver transmits the PLL clock to the output. Otherwise, the PLL clock does not oscillate outside the PLL module.
				Note: Both PWRDN and OEN must be cleared to run the PLL.

Bit/Field	Name	Туре	Reset	Description
11	BYPASS	R/W	1	PLL Bypass
				Chooses whether the system clock is derived from the PLL output or the OSC source. If set, the clock that drives the system is the OSC source. Otherwise, the clock that drives the system is the PLL output clock divided by the system divider.
				Note: The ADC must be clocked from the PLL or directly from a 14-MHz to 18-MHz clock source to operate properly.
10	PLLVER	R/W	0	PLL Verification
				This bit controls the PLL verification timer function. If set, the verification timer is enabled and an interrupt is generated if the PLL becomes inoperative. Otherwise, the verification timer is not enabled.
9:6	XTAL	R/W	0xB	Crystal Value
				This field specifies the crystal value attached to the main oscillator. The

This field specifies the crystal value attached to the main oscillator. The encoding for this field is provided below.

Value	Crystal Frequency (MHz) Not Using the PLL	Crystal Frequency (MHz) Using the PLL
0x0	1.000	reserved
0x1	1.8432	reserved
0x2	2.000	reserved
0x3	2.4576	reserved
0x4	3.5795	545 MHz
0x5	3.686	64 MHz
0x6	4 1	MHz
0x7	4.09	6 MHz
0x8	4.915	52 MHz
0x9	51	MHz
0xA	5.12	2 MHz
0xB	6 MHz (re	eset value)
0xC	6.14	4 MHz
0xD	7.372	28 MHz
0xE	18	MHz
0xF	8.19	2 MHz

Bit/Field	Name	Туре	Reset	Description
5:4	OSCSRC	R/W	0x0	Oscillator Source Selects the input source for the OSC. The values are:
				Value Input Source 0x0 MOSC Main oscillator (default) 0x1 IOSC Internal oscillator
				0x2 IOSC/4 Internal oscillator / 4 (this is necessary if used as input to PLL) 0x3 reserved
3	IOSCVER	R/W	0	Internal Oscillator Verification Timer This bit controls the internal oscillator verification timer function. If set, the verification timer is enabled and an interrupt is generated if the timer becomes inoperative. Otherwise, the verification timer is not enabled.
2	MOSCVER	R/W	0	Main Oscillator Verification Timer This bit controls the main oscillator verification timer function. If set, the verification timer is enabled and an interrupt is generated if the timer becomes inoperative. Otherwise, the verification timer is not enabled.
1	IOSCDIS	R/W	0	Internal Oscillator Disable 0: Internal oscillator (IOSC) is enabled. 1: Internal oscillator is disabled.
0	MOSCDIS	R/W	0	Main Oscillator Disable 0: Main oscillator is enabled (default). 1: Main oscillator is disabled .

Table 6-2. PLL Mode Control

PWRDN	OEN	Mode
1	Х	Power down
0	0	Normal

Register 9: XTAL to PLL Translation (PLLCFG), offset 0x064

This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 73).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq * (F + 2) / (R + 2)

XTAL to PLL Translation (PLLCFG)

Base 0x400F.E000

Offset 0x4001.20 Offset 0x064 Type RO, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1 1	rese	rved							·
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	c	D					F							R		·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
_					-		D (-								
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:16		reserv	/ed	R	0	0x0					he value				
															ed bit s	hould be
								pres	erved ad	cross a r	ead-mod	dify-write	operatio	m.		
	15:14		OD)	R	0	-	PLL	OD Valu	le						
								This	field spe	ecifies th	e value	supplied	to the P	LL's OD	input.	
								Val		rintion						
									ue Desc							
								0x0		e by 1						
								0x1		e by 2						
								0x2		e by 4						
								0x3	Rese	rved						
	13:5		F		R	0	-	PLL	F Value							
								This	field spe	ecifies th	e value	supplied	to the P	LL's F in	put.	
	4.0		-			~										
	4:0		R		R	0	-		R Value							
					This	field spe	ecifies th	e value	supplied	to the P	LL's R ir	iput.				

Register 10: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register is used to automatically switch from the main oscillator to the internal oscillator when entering Deep-Sleep mode. The system clock source is the main oscillator by default. When this register is set, the internal oscillator is powered up and the main oscillator is powered down. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode.

	R/W, res	et 0x0780	0.000.0													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1				1	rese	rved		l .			1	ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1				1 1	reserved			r			1	1	IOSC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO 0	RO	RO	RO	RO	R/W
Reset	0 Bit/Field	0	o Nam	0 Ne	o Tyj	o pe	0 Reset	0 Des	0 cription	0	U	0	0	0	0	0
	31:1		reserv	/ed	R	0	0x0	com	patibility	with futu	ure produ	he value ucts, the dify-write	value of	a reserv	•	
	0		IOS	с	R/	W	0	IOS	C Clock	Source						
									en set, fo SCSRC fi			clock sou	rce durir	ng Deep-	Sleep (o	verrides

Deep Sleep Clock Configuration (DSLPCLKCFG) Base 0x400F.E000

Offset 0x144

Register 11: Clock Verification Clear (CLKVCLR), offset 0x150

This register is provided as a means of clearing the clock verification circuits by software. Since the clock verification circuits force a known good clock to control the process, the controller is allowed the opportunity to solve the problem and clear the verification fault. This register clears all clock verification faults. To clear a clock verification fault, the VERCLR bit must be set and then cleared by software. This bit is not self-clearing.

Offse	0x400F.E et 0x150 R/W, rese		0.0000		,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		, , , , , , , , , , , , , , , , , , ,		, , , ,	rese	rved	I	1			r	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		Î I		1			reserved		Ì	1			1	1	VERCLR
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset E	⁰ Bit/Field	0	0 Nam	0 Ne	o Ty	o pe	0 Reset	0 Des	0 cription	0	0	0	0	0	0	0
	31:1		reserv	/ed	R	0	0	com	patibility	with fut	ure produ	he value ucts, the dify-write	value of	a reserv	•	vide hould be
	0		VERC	LR	R/	W	0			ation Cle		_				
								Clea	ars clock	verificat	tion faults	S.				

Clock Verification Clear (CLKVCLR)

Register 12: Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160

This register is provided as a means of allowing the LDO to reset the part if the voltage goes unregulated. Use this register to choose whether to automatically reset the part if the LDO goes unregulated, based on the design tolerance for LDO fluctuation.

Allow Unregulated LDO to Reset the Part (LDOARST)

Base 0x400F.E000

Offset 0x160 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ſ		1	1			1	rese	rved	1	1	1		1		-
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ſ		T	1				reserved		I	1	1		1	1	LDOARST
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription							
	31:1	reserved RO 0		com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	vide hould be				
	0		LDOA	RST	R/	W	0		Reset							
								10/hc	n cot a		rogulato		itput to r	rocot tha	nort	

When set, allows unregulated LDO output to reset the part.

Register 13: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, and package type.

Base Offse	ice Iden 0x400F.E t 0x004 RO, reset	000	on 1 (DI	D1)												
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•	V	ER			F	AM					PAR	тно			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 1	RO 0	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved			'		TEMP		Pł	κG	ROHS	QL	JAL
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO -	RO -	RO -	RO 0	RO 1	RO 1	RO -	RO -
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:28		VE	٦	R	0	0x0	DID	1 Versio	n						
								 This field defines the DID1 register format version. The version is numeric. The value of the VER field is encoded as followencodings are reserved): Value Description 0x0 Initial DID1 register format definition, indicating a LM3Snnn device. 							llows (a	ll other
	27:24		FAN	Л	R	0	0x0	Fam	nily							
								Lum othe	hinary Mi er encodi ue Desc	cro prod ngs are cription	uct portf reserved	olio. The I):	value is	the device s encodec t is, all de	d as follo	ows (all
												s starting				
	23:16		PART	NO	R	0	0x35		t Numbe							
														rice within Igs are re		
									ue Desc 85 LM3							
	15:8		reserv	ved	R	0	0	0 Software should not rely on the value of a reserved b compatibility with future products, the value of a reserved across a read-modify-write operation.								

Bit/Field	Name	Туре	Reset	Description
7:5	TEMP	RO	-	Temperature RangeThis field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved):Value Description0x0 Commercial temperature range (0°C to 70°C)0x1 Industrial temperature range (-40°C to 85°C)0x2 Extended temperature range (-40°C to 105°C)
4:3	PKG	RO	0x1	Package Type This field specifies the package type. The value is encoded as follows (all other encodings are reserved): Value Description 0x1 48-pin LQFP package
2	ROHS	RO	1	RoHS-Compliance This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.
1:0	QUAL	RO	-	Qualification StatusThis field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):ValueDescription0x0Engineering Sample (unqualified)0x1Pilot Production (unqualified)0x2Fully Qualified

Register 14: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

Type	t 0x008 RO, rese	t 0x001F	.001F													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1					SRA	MSZ		1	1		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1
10301																
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•							FLAS	SHSZ		•	•			•	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
					-		– ,	-								
В	it/Field		Nan	ne	Ту	pe	Reset	Des	cription							
:	31:16		SRAM	ISZ	R	0	0x001F	SRA	AM Size							
								Indi	cates the	size of	the on-c	hip SRA	M memo	ory.		
									_							
								Val		scription						
								0x0	01F 8 K	B of SR	AM					
	15:0		FLAS	HSZ	R	0	0x001F	Flas	sh Size							
								Indi	cates the	size of	the on-c	hip flash	memory	<i>.</i>		
								Val	ue De	scription						
									01F 64	•						

Device Capabilities 1 (DC1)

Register 15: Device Capabilities 1 (DC1), offset 0x010

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: PWM, ADC, Watchdog timer, and debug capabilities. This register also indicates the maximum clock frequency and maximum ADC sample rate. The format of this register is consistent with the **RCGC0**, **SCGC0**, and **DCGC0** clock control registers and the **SRCR0** software reset control register.

Base Offse	0x400F.E t 0x010 RO, reset	000	-	1)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								reserved								ADC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•	MINS	YSDIV		rese	rved	MAXAI	DCSPD	MPU	reserved	TEMPSNS	PLL	WDT	SWO	SWD	JTAG
Type Reset	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 1	RO 1	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
E	Bit/Field		Nan	ne	Ty	ре	Reset	Des	cription							
	31:17		reser	ved	R	0	0	com	patibility	with fut	rely on th ure produ ead-mod	icts, the	value of	a reserv		
	16		AD	С	R	0	1	ADC	Module	Presen	t					
								Whe	en set, ir	dicates	that the A	ADC mo	dule is p	resent.		
	15:12		MINSYSDIV			0	0x3	Syst	em Cloo	k Divide	r					
								harc	lware-de	penden	er value fo t. See the using the	e RCC r	egister fo			
								Valu	ue Desc	ription						
								0x3	Spec	ifies a 5	0-MHz C	PU cloc	k with a	PLL divi	der of 4.	
	11:10		reser	ved	R	0	0	com	patibility	with fut	rely on th ure produ ead-mod	icts, the	value of	a reserv		
	9:8		MAXAD	CSPD	R	0	0x3	Max	ADC S	beed						
								Indie	cates the	e maximi	um rate a	t which	the ADC	sample	s data.	
								Valu	ue Desc	ription						
								0x3	1M s	amples/	second					
	7		MP	U	R	0	1	MPU	J Preser	nt						
	7							mod		esent. Se	that the C ee the AR 'U.					· /

Bit/Field	Name	Туре	Reset	Description
6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	TEMPSNS	RO	1	Temp Sensor Present
				When set, indicates that the on-chip temperature sensor is present.
4	PLL	RO	1	PLL Present
				When set, indicates that the on-chip Phase Locked Loop (PLL) is present.
3	WDT	RO	1	Watchdog Timer Present
				When set, indicates that a watchdog timer is present.
2	SWO	RO	1	SWO Trace Port Present
				When set, indicates that the Serial Wire Output (SWO) trace port is present.
1	SWD	RO	1	SWD Present
				When set, indicates that the Serial Wire Debugger (SWD) is present.
0	JTAG	RO	1	JTAG Present
				When set, indicates that the JTAG debugger interface is present.

Device Capabilities 2 (DC2)

Register 16: Device Capabilities 2 (DC2), offset 0x014

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparators, General-Purpose Timers, I2Cs, QEIs, SSIs, and UARTs. The format of this register is consistent with the **RCGC1**, **SCGC1**, and **DCGC1** clock control registers and the **SRCR1** software reset control register.

Offse	0x400F. t 0x014	E000 et 0x0007.		_)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
							reserved	I		•				TIMER2	TIMER1	TIMER0	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		reserved		I2C0				reserved				SSI0	rese		UART1	UART0	
Type Reset	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 1	
E	Bit/Field		Nam	ne	Тур	be	Reset	Des	cription								
	31:19		reser	ved	R	C	0	com	patibility	ould not with futu cross a r	ure prod	ucts, the	value of	a reserv	•		
	18		TIME	R2	R	С	1	Time	er 2 Pres	sent							
				Whe	en set, ir	dicates f	that Gen	eral-Pur	pose Tim	ner modu	ıle 2 is p	resent.					
	17 TIMER1 RO			С	1	Time	er 1 Pres	sent									
									-	, indicates that General-Purpose Timer module 1 is present.							
	16		TIME	R0	R	С	1	Time	er 0 Pres	sent							
								Whe	en set, ir	dicates	that Gen	eral-Pur	pose Tirr	ner modu	ule 0 is p	resent.	
	15:13		reser	ved	R	С	0	com	patibility	ould not with futu cross a r	ure prod	ucts, the	value of	a reserv	•		
	12		I2C	0	R	С	1	I2C	Module	0 Preser	nt						
								Whe	en set, ir	dicates	that I2C	module () is pres	ent.			
	11:5		reser	ved	R	C	0	0 Software should not rely on the value of a responsibility with future products, the value of preserved across a read-modify-write operation				a reserv	•				
	4		SSI	0	R	С	1	SSI) Preser	nt							
								Whe	en set, ir	dicates	that SSI	module	0 is pres	ent.			
	3:2 res		reser	ved	R	C	0	com	patibility	ould not with futu cross a r	ure prod	ucts, the	value of	a reserv			

Bit/Field	Name	Туре	Reset	Description
1	UART1	RO	1	UART1 Present
				When set, indicates that UART module 1 is present.
0	UART0	RO	1	UART0 Present
				When set, indicates that UART module 0 is present.

Device Capabilities 3 (DC3)

Register 17: Device Capabilities 3 (DC3), offset 0x018

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparator I/Os, CCP I/Os, ADC I/Os, and PWM I/Os.

Offse	0x400F.E t 0x018 RO, rese	E000 et 0xBFFF.	0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	32KHZ	reserved	CCP5	CCP4	CCP3	CCP2	CCP1	CCP0	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0
Type Reset	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31		32KF	łΖ	R	0	1	32K	Hz Input	Clock A	vailable					
									en set, in be used					CCP pi	n is pres	ent and
	30		reserv	ved	R	0	0	com		with futu	ure produ	ucts, the	value of	erved bit a reserv on.		
	29		CCF	5	R	0	1	CCF	95 Pin Pi	resent						
								Whe	en set, in	dicates	hat Cap	ture/Con	npare/P\	VM pin 5	is prese	ent.
	28		CCF	94	R	0	1	CCF	P4 Pin Pi	resent						
								Whe	en set, in	dicates	hat Cap	ture/Con	npare/P\	VM pin 4	is prese	ent.
	27		CCF	23	R	0	1	CCF	P3 Pin Pi	resent						
								Whe	en set, in	dicates	hat Cap	ture/Con	npare/P\	VM pin 3	is prese	ent.
	26		CCF	2	R	0	1	CCF	P2 Pin Pi	resent						
								Whe	en set, in	dicates f	hat Cap	ture/Con	npare/P\	VM pin 2	2 is prese	ent.
	25		CCF	21	R	0	1	CCF	P1 Pin Pi	resent						
								Whe	en set, in	dicates f	hat Cap	ture/Con	npare/P\	VM pin 1	is prese	ent.
	24		CCF	0	R	0	1	CCF	P0 Pin Pi	resent						
								Whe	en set, in	dicates f	hat Cap	ture/Con	npare/P\	VM pin 0) is prese	ent.
	23		ADC	;7	R	0	1	ADC	C7 Pin Pi	resent						
								Whe	en set, in	dicates f	hat ADC	; pin 7 is	present			
	22		ADC	6	R	0	1	ADC	C6 Pin Pi	resent						
	22															

Bit/Field	Name	Туре	Reset	Description
21	ADC5	RO	1	ADC5 Pin Present
				When set, indicates that ADC pin 5 is present.
20	ADC4	RO	1	ADC4 Pin Present
				When set, indicates that ADC pin 4 is present.
19	ADC3	RO	1	ADC3 Pin Present
				When set, indicates that ADC pin 3 is present.
18	ADC2	RO	1	ADC2 Pin Present
				When set, indicates that ADC pin 2 is present.
17	ADC1	RO	1	ADC1 Pin Present
				When set, indicates that ADC pin 1 is present.
16	ADC0	RO	1	ADC0 Pin Present
				When set, indicates that ADC pin 0 is present.
15:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 18: Device Capabilities 4 (DC4), offset 0x01C

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of GPIOs in the specific device. The format of this register is consistent with the **RCGC2**, **SCGC2**, and **DCGC2** clock control registers and the **SRCR2** software reset control register.

	RO, rese	t 0x0000	.001F													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						reserved				•		GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1
В	it/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:5		reserv	ved	R	0	0	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	4		GPIC	ЭE	R	0	1			Present		O Port E	is prese	ent.		
	3		GPIC	D	R	0	1			Presen		O Port D	is prese	ent.		
	2		GPIC	C	R	0	1	GPI	O Port C	Presen	t	O Port C	·			
	1		GPIC)В	R	0	1	GPI	O Port B	Present	t		·			
	0		GPIC	A	R	0	1	GPI	O Port A	Present	t	O Port B				
								Whe	en set, in	dicates	inat GPI	O Port A	is prese	ent.		

Device Capabilities 4 (DC4) Base 0x400F.E000 Offset 0x01C Type RO, reset 0x0000.001F

Register 19: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

7 1	R/W, rese	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	1	30	1	20	27	20	1	T	23	22	1	20	19	10	1	ADC
	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
ype eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	rved			MAXAE	DCSPD		rese	erved		WDT		reserved	
ype set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
B	Bit/Field		Nam	ne	Ту	ре	Reset	Desc	cription							
	31:17 reserved RO 16 ADC R/W				0	0	com	oatibility	with fut	ure produ	ucts, the		a reser	it. To prov ved bit sh		
	16		AD	С	R/	W	0	ADC	0 Clock	Gating	Control					
	16 ADC R/W 0 ADC0 Clock Ga This bit controls receives a cloc disabled. If the a bus fault.				ock and	function	s. Other	wise, the	e unit is	unclocke	d and					
			reserved RO			0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	15:10							prese								
	15:10 9:8		MAXAD	CSPD	R/	W	0			cross a r						
			MAXAD	CSPD	R/	W	0	ADC This the ra	erved ac Sample field set ate high	cross a r e Speed s the rat er than t	read-moo	dify-write ch the Al mum rat	e operatio DC samp e. You ca	on. oles dat	a. You ca ne sample	nnot s
			MAXAD	CSPD	R/	W	0	ADC This the ra settir	erved ac Sample field set ate high	cross a r e Speed s the rat er than t AXADCS	ead-moo te at which the maxin	dify-write ch the Al mum rat	e operatio DC samp e. You ca	on. oles dat		nnot s
			MAXAD	CSPD	R/	w	0	ADC This the ra settir	erved ac Sample field set ate high ng the M le Desc	cross a r e Speed s the rat er than t AXADCS	ead-moo te at whic the maxin PD bit as	dify-write ch the Al mum rat	e operatio DC samp e. You ca	on. oles dat		nnot s
			MAXAD	CSPD	R/	W	0	ADC This the ra settir Valu	erved ac Sample field set ate high ng the M le Desc 1M s	cross a r Speed s the rat er than t AXADCS ription amples/s	ead-moo te at whic the maxin PD bit as	dify-write ch the A mum rat s follows	e operatio DC samp e. You ca	on. oles dat		nnot s
			MAXAD	CSPD	R/	W	0	ADC This the ra settir Valu 0x3	erved ac Sample field set ate high ng the M le Desc 1M s 500K	cross a r Speed s the rat er than t AXADCS ription amples/s	te at which the at which the maxin PD bit as second	dify-write ch the A mum rat follows	e operatio DC samp e. You ca	on. oles dat		nnot s

Run Mode Clock Gating Control Register 0 (RCGC0)

Bit/Field	Name	Туре	Reset	Description
7:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Clock Gating Control
				This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 20: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

	R/W, rese		29	20	27	26	25	24	23	22	21	20	10	18	17	16	
1	31	30	1 1	28	27	26	25	l l	23	22	21	20	19	10	1/		
								reserved					I			ADC	
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	1		rese	rved			MAXAE	DCSPD		rese	rved	ľ	WDT		reserved		
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
E	Bit/Field		Nam	e	Ту	ре	Reset	Desc	cription								
	31:17		reser	/ed	R	0	0	com	patibility	with futu	ure produ	ucts, the	value of	a reser	t. To prov ved bit sh		
								pres	erved ad	cross a r	ead-mod	dify-write	operatio	n.			
	16		ADC		R/	W	0	ADC	0 Clock	Gating	Control						
	This bit contr receives a cl				it controls the clock gating for SAR ADC module 0. If set, the unit es a clock and functions. Otherwise, the unit is unclocked and ed. If the unit is unclocked, a read or write to the unit generates fault.												
	15:10		reserv	ved	R	0	0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	9:8		MAXAD	CSPD	R/	W	0	ADC	Sample	e Speed							
												mum rate	e. You ca		a. You car le sample		
											PD bit as	follows:					
								settir		AXADCS		follows:					
								settir	ng the м ie Desc	AXADCS	PD bit as	follows:					
								settir Valu	ng the M le Desc 1M s	AXADCS ription amples/s	PD bit as						
								settir Valu 0x3	ng the M le Desc 1M s 500K	AXADCS ription amples/s (sample	₽D bit as second	t					

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Bit/Field	Name	Туре	Reset	Description
7:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Clock Gating Control
				This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 21: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	r		1	1		1	1	reserved			1	1	i -		1	ADC
/pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
sei					11		9	8		6				2	1	0
[15	14	13 rese	12 rved	11	10	MAXAE		7		5 I erved	4	3 WDT	2	reserved	0
/pe	RO	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	RO	R/W	RO	RO	RO
set	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	lit/Field		Nam	ne	Ту	ре	Reset	Desc	cription							
	31:17		reser	ved	R	0	0	com	patibility	with fut	ure prod	ucts, the		a reser	it. To prov ved bit sh	
	16		AD	с	R	w	0	ADC	0 Clock	Gating	Control					
								rece disal	ives a c	ock and	function	s. Other	wise, the	unit is	e 0. If set, unclocked e unit gen	d and
	15:10		reser	ved	R	0	0	com	patibility	with fut	ure prod	ucts, the		a reser	it. To prov ved bit sh	
	9:8		MAXAD	CSPD	R	W	0	ADC	Sample	e Speed						
								the r	ate high	er than t		mum rat	e. You ca		a. You car ne sample	
								Valu	ie Desc	ription						
								0x3	1M s	amples/s	second					
								0x2	500k	sample	s/secon	d				
								0x1	2504	aamala	~/~~~~	4				
								0.01			s/secon					

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

Bit/Field	Name	Туре	Reset	Description
7:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Clock Gating Control This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates
0.0		00	0	a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 22: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset	0x400F. t 0x104 R/W, res	E000 set 0x00000	0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						l	reserved				•			TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0		1	·	reserved				SSI0	rese	erved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
В	lit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
:	31:19		reserv	ved	R	0	0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	18		TIME	R2	R/	W	0	Tim	er 2 Cloo	ck Gating	g Contro					
								lf se unc	et, the un locked a	nit receiv	es a cloo led. If th	ting for G k and fui e unit is t	nctions.	Otherwis	se, the u	nit is
	17		TIME	R1	R/	W	0	Tim	er 1 Cloo	ck Gating	g Contro					
								lf se unc	et, the un locked a	nit receiv	es a cloc led. If th	ting for G k and fui e unit is t	nctions.	Otherwis	se, the u	nit is
	16		TIME	R0	R/	W	0	Tim	er 0 Cloo	ck Gating	g Contro					
								lf se unc	et, the un locked a	nit receiv	es a cloo led. If th	ting for G k and fui e unit is t	nctions.	Otherwis	se, the u	nit is
	15:13		reserv	ved	R	0	0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		

Run Mode Clock Gating Control Register 1 (RCGC1)

Bit/Field	Name	Туре	Reset	Description
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 23: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base Offse	0x400F. t 0x114	E000 set 0x00000	0	e e na e	riogioi	0 (0	,0001)									
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						1	reserved			1		1	1	TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0		1	1	reserved		1 1		SSI0	rese	rved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
В	Bit/Field		Nam	ne	Ту	ре	Reset	Dese	cription							
	31:19		reserv	ved	R	0	0	com	patibility	with futu	ure prod	the value ucts, the dify-write	value of	a reserv		
	18		TIME	R2	R	w	0	Time	er 2 Cloo	k Gating) Contro	I				
								lf se uncl	t, the un ocked a	it receive	es a cloo led. If th	ting for G ck and fu le unit is	nctions.	Otherwis	se, the u	nit is
	17		TIME	R1	R	W	0	Time	er 1 Cloo	k Gating) Contro	I				
								lf se uncl	t, the un ocked a	it receive	es a cloo led. If th	ting for G ck and fu le unit is	nctions.	Otherwis	se, the u	nit is
	16		TIME	R0	R	W	0	Time	er 0 Cloo	k Gating) Contro	I				
								lf se uncl	t, the un ocked a	it receive	es a cloo led. If th	ting for G ck and fu le unit is l	nctions.	Otherwis	se, the u	nit is
	15:13		reserv	ved	R	0	0	com	patibility	with futu	ure prod	the value ucts, the dify-write	value of	a reserv		

Sleep Mode Clock Gating Control Register 1 (SCGC1)

Bit/Field	Name	Туре	Reset	Description
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 24: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F. t 0x124 R/W, res	.E000 set 0x00000	0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							reserved			•		•		TIMER2	TIMER1	TIMER0
Туре	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	R/W 0	R/W	R/W
Reset	0	U	0	0	U	0		0	0	U	0	0	0		0	0
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0				reserved	- 		-	SSI0		rved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
В	Bit/Field		Nam	ne	Ту	be	Reset	Des	cription							
	31:19		reser	ved	R	С	0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	18		TIME	R2	R/	N	0	Time	er 2 Cloc	ck Gating	g Control					
								lf se uncl	t, the un ocked a	it receive	es a cloc led. If th	ting for G k and fu e unit is t	nctions.	Otherwis	se, the u	nit is
	17		TIME	R1	R/	N	0	Time	er 1 Cloo	k Gating	g Control					
								lf se uncl	t, the un ocked a	it receive	es a cloc led. If th	ting for G k and fu e unit is t	nctions.	Otherwis	se, the u	nit is
	16		TIME	R0	R/	N	0	Time	er 0 Cloo	ck Gating	g Control					
								lf se uncl	t, the un ocked a	it receive	es a cloc led. If th	ting for G k and fu e unit is t	nctions.	Otherwis	se, the u	nit is
	15:13		reser	ved	R	C	0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		

Deep Sleep Mode Clock Gating Control Register 1 (DCGC1) Base 0x400F.E000

Bit/Field	Name	Туре	Reset	Description
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 25: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F.E t 0x108 R/W, rese		00000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[r		1 1		r r		r r	rese	rved		Î	i	r I			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ					reserved	1 1					GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	Bit/Field		Nam	e	Тур	be	Reset	Des	cription							
	31:5		reserv	ved	R	C	0	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		
	4		GPIC	ЭE	R/	N	0	Port	E Clock	Gating	Control					
								cloc	k and fui	nctions.	Otherwis	ting for P se, the u r writes to	nit is unc	locked a	nd disab	led. If
	3		GPIC	D	R/	N	0	Port	D Clock	Gating	Control					
								cloc	k and fui	nctions.	Otherwis	ting for P se, the u r writes to	nit is unc	locked a	nd disat	oled. If
	2		GPIC	C	R/	N	0	Port	C Clock	Gating	Control					
								cloc	k and fu	nctions.	Otherwis	ting for P se, the u r writes to	nit is unc	locked a	nd disat	oled. If
	1		GPIC	ЭB	R/	N	0	Port	B Clock	Gating	Control					
								cloc	k and fu	nctions.	Otherwis	ting for P se, the u r writes to	nit is unc	locked a	nd disat	oled. If

Run Mode Clock Gating Control Register 2 (RCGC2)

Bit/Field	Name	Туре	Reset	Description
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 26: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base Offse	0x400F.E t 0x118 R/W, rese	000	00000	Control	rtegiot	01 2 (00	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[r		1			1	r r	rese	rved			1	1 I			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					I	reserved			I			GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	0	0	0	U	0	0	0	0	0	0	0	0
В	lit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:5		reserv	ved	R	0	0	com	patibility	with futu	ure prod	ucts, the	of a resolution of a resolutio	a reserv		
	4		GPIC	DE	R	Ŵ	0	Port	E Clock	Gating	Control					
								cloc	k and fur	nctions.	Otherwis	se, the u	Port E. If nit is und the unit	locked a	ind disat	oled. If
	3		GPIC	DD	R/	W	0	Port	D Clock	Gating	Control					
								cloc	k and fur	nctions.	Otherwis	se, the u	Port D. If nit is und o the unit	locked a	ind disat	oled. If
	2		GPIC	C	R/	W	0	Port	C Clock	Gating	Control					
								cloc	k and fur	nctions.	Otherwis	se, the u	Port C. If nit is und o the unit	locked a	ind disat	oled. If
	1		GPIC	ОВ	R	W	0	Port	B Clock	Gating	Control					
								cloc	k and fur	nctions.	Otherwis	se, the u	Port B. If nit is und o the unif	locked a	ind disat	oled. If

Sleep Mode Clock Gating Control Register 2 (SCGC2)

Bit/Field	Name	Туре	Reset	Description
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 27: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base Offse	0x400F.E 0x400F.E t 0x128 R/W, res	E000				vegisie	:i 2 (DCC	502)									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
								rese	erved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[1	· · · ·	1	reserved	1 I	-	1	-	1	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/Field			Name		Туре		Reset	Description									
31:5			reserved		RO 0		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
4			GPIC	DE	R/W		0	Port E Clock Gating Control									
								This bit controls the clock gating for Port E. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.									
3			GPIC	R/W		0	Port D Clock Gating Control										
								cloc	k and fu	nctions.	Otherwi	ting for F se, the u r writes to	nit is und	locked a	and disat	oled. If	
2			GPIC	C	R/W		0	Por	Port C Clock Gating Control								
							This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.										
1			GPIOB			R/W		Por	Port B Clock Gating Control								
								This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.									

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

Bit/Field	Name	Туре	Reset	Description
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 28: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register.

Offset	0x400F.I t 0x040 R/W, res	E000 et 0x000	00000	,	,											
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1	1				1 1	reserved			1	1			-	ADC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ		1	1			res	erved				1	1	WDT		reserved	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	lit/Field		Nan	ne	Ту	pe	Reset	Des	cription							
	31:17		reser	ved	R	0	0	com	patibility	with fut	ure prod	ucts, the		a reser	it. To prov ved bit sh	
	16		AD	С	R/	W	0	ADO	C0 Reset	Control						
								Res	et contro	l for SA	R ADC n	nodule 0).			
	15:4		reser	ved	R	0	0	com	patibility	with fut	ure prod	ucts, the		a reser	it. To prov ved bit sh	
	3		WD	т	R/	W	0	WD	T Reset	Control						
								Res	et contro	l for Wa	tchdog u	ınit.				
	2:0		reser	ved	R	0	0	com	patibility	with fut	ure prod	ucts, the		a reser	it. To prov ved bit sh	

Software Reset Control 0 (SRCR0)

Register 29: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the Device Capabilities 2 (DC2) register.

Software Reset Control 1 (SRCR1) Base 0x400F.E000 Offset 0x044 Type R/W, reset 0x00000000

Type	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1 1	25			20	reserved	1	23		21		15	TIMER2	TIMER1	TIMER0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0		1		reserved				SSI0	rese	erved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
10001	Ū	°,	Ū	Ū	0	0	Ū	Ū	Ū	°,	Ū	0	Ū	Ū	Ū	Ũ
B	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:19		reserv	ved	R	0	0	com	patibility	with futu	ire prodi		value of	erved bit f a reserv on.		
	18		TIME	R2	R/	W	0	Time	er 2 Res	et Contro	bl					
								Res	et contro	l for Ger	neral-Pu	rpose Tir	mer moo	lule 2.		
	17		TIME	R1	R/	W	0	Time	er 1 Res	et Contro	bl					
								Res	et contro	l for Ger	neral-Pu	rpose Tir	mer moo	lule 1.		
	16		TIME	DO	R/	\\\	0	Tim	or 0 Boo	et Contro						
	10			IXU	IV.	vv	0					rpose Tir	nor mor			
												•				
	15:13		reserv	ved	R	0	0	com	patibility	with futu	ire prodi		value of	erved bit f a reserv on.		
	12		I2C	0	R/	W	0	12C0	Reset (Control						
								Res	et contro	ol for I2C	unit 0.					
	11:5		reserv	ved	R	0	0	com	patibility	with futu	ire prodi		value of	erved bit f a reserv on.		
	4		SSI	0	R/	W	0	SSI	Reset	Control						
								Res	et contro	ol for SSI	unit 0.					
	3:2		reserv	ved	R	0	0	com	patibility	with futu	ire prodi		value of	erved bit f a reserv on.		
	1		UAR	T1	R/	W	0	UAF	RT1 Rese	et Contro	bl					
								Res	et contro	ol for UA	RT unit 1					
	0		UAR	то	R/	W	0	UAF	RT0 Rese	et Contro	bl					
								Res	et contro	ol for UA	RT unit ().				

Register 30: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the Device Capabilities 4 (DC4) register.

Offse	0x400F.E t 0x048 R/W, rese		00000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1			I	1 1	rese	rved	1		1	1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						reserved						GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:5		reserv	ved	R	0	0	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		
	4		GPIC	DE	R/	W	0		E Reset			E.				
	3		GPIC	D	R/	W	0		D Rese			D.				
	2		GPIC	C	R/	W	0		C Rese			<u>_</u>				
	1		GPIC	ЭB	R/	W	0	Port	B Rese	t Control						
	0		GPIC	DA	R/	W	0		et contro			В.				
								Res	et contro	l for GPI	IO Port	Α.				

Software Reset Control 2 (SRCR2)


7 Internal Memory

The LM3S828 microcontroller comes with 8 KB of bit-banded SRAM and 64 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

7.1 Block Diagram

Figure 7-1 on page 112 illustrates the Flash functions. The dashed boxes in the figure indicate registers residing in the System Control module rather than the Flash Control module.





7.2 Functional Description

This section describes the functionality of the SRAM and Flash memories.

7.2.1 SRAM Memory

The internal SRAM of the Stellaris[®] devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

bit-band alias = bit-band base + (byte offset * 32) + (bit number * 4)

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

0x2200.0000 + (0x1000 * 32) + (3 * 4) = 0x2202.000C

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, please refer to Chapter 4, "Memory Map" in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual.*

7.2.2 Flash Memory

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. An individual 32-bit word can be programmed to change bits that are currently 1 to a 0. These blocks are paired into a set of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

See also "Serial Flash Loader" on page 396 for a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface.

7.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register.

On reset, the **USECRL** register is loaded with a value that configures the flash timing so that it works with the maximum clock rate of the part. If software changes the system operating frequency, the new operating frequency minus 1 (in MHz) must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 (20-1) must be written to the **USECRL** register.

7.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in two 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If set, the block may be executed or read by software or debuggers. If cleared, the block may only be executed and contents of the memory block are prohibited from being accessed as data.

The policies may be combined as shown in Table 7-1 on page 113.

FMPPEn	FMPREn	Protection
0		Execute-only protection. The block may only be executed and may not be written or erased. This mode is used to protect code.
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.

Table 7-1. Flash Protection Policy Combinations

FMPPEn	FMPREn	Protection
0		Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

An access that attempts to program or erase a PE-protected block is prohibited. A controller interrupt may be optionally generated (by setting the AMASK bit in the **FIM** register) to alert software developers of poorly behaving software during the development and debug phases.

An access that attempts to read an RE-protected block is prohibited. Such accesses return data filled with all 0s. A controller interrupt may be optionally generated to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence.

7.2.2.3 Flash Protection by Disabling Debug Access

Flash memory may also be protected by permanently disabling access to the Debug Access Port (DAP) through the JTAG and SWD interfaces. This is accomplished by clearing the DBG field of the **FMPRE** register.

Flash Memory Protection Read Enable (DBG field): If set to 0x2, access to the DAP is enabled through the JTAG and SWD interfaces. If clear, access to the DAP is disabled. The DBG field programming becomes permanent, and irreversible, after a commit sequence is performed.

In the initial state, provided from the factory, access is enabled in order to facilitate code development and debug. Access to the DAP may be disabled at the end of the manufacturing flow, once all tests have passed and software loaded. This change will not take effect until the next power-up of the device. Note that it is recommended that disabling access to the DAP be combined with a mechanism for providing end-user installable updates (if necessary) such as the Stellaris boot loader.

Important: Once the DBG field is cleared and committed, this field can never be restored to the factory-programmed value—which means JTAG/SWD interface to the debug module can never be re-enabled. This sequence does NOT disable the JTAG controller, it only disables the access of the DAP through the JTAG or SWD interfaces. The JTAG interface remains functional and access to the Test Access Port remains enabled, allowing the user to execute the IEEE JTAG-defined instructions (for example, to perform boundary scan operations).

If the user will also be using the **FMPRE** bits to protect flash memory from being read as data (to mark sets of 2 KB blocks of flash memory as execute-only), these one-time-programmable bits should be written at the same time that the debug disable bits are programmed. Mechanisms to execute the one-time code sequence to disable all debug access include:

- Selecting the debug disable option in the Stellaris boot loader
- Loading the debug disable sequence into SRAM and running it once from SRAM after programming the final end application code into flash

7.3 Flash Memory Initialization and Configuration

This section shows examples for using the flash controller to perform various operations on the contents of the flash memory.

7.3.1 Changing Flash Protection Bits

As discussed in "Flash Memory Protection" on page 113, changes to the protection bits must be committed before they take effect. The sequence below is used change and commit a block protection bit in the **FMPRE** or **FMPPE** registers. The sequence to change and commit a bit in software is as follows:

- 1. The Flash Memory Protection Read Enable (FMPRE) and Flash Memory Protection Program Enable (FMPPE) registers are written, changing the intended bit(s). The action of these changes can be tested by software while in this state.
- 2. The Flash Memory Address (FMA) register (see page 118) bit 0 is set to 1 if the FMPPE register is to be committed; otherwise, a 0 commits the FMPRE register.
- 3. The Flash Memory Control (FMC) register (see page 120) is written with the COMT bit set. This initiates a write sequence and commits the changes.

There is a special sequence to change and commit the DBG bits in the **Flash Memory Protection Read Enable (FMPRE)** register. This sequence also sets and commits any changes from 1 to 0 in the block protection bits (for execute-only) in the **FMPRE** register.

- 1. The Flash Memory Protection Read Enable (FMPRE) register is written, changing the intended bit(s). The action of these changes can be tested by software while in this state.
- 2. The Flash Memory Address (FMA) register (see page 118) is written with a value of 0x900.
- 3. The Flash Memory Control (FMC) register (see page 120) is written with the COMT bit set. This initiates a write sequence and commits the changes.

Below is an example code sequence to permanently disable the JTAG and SWD interface to the debug module using DriverLib:

```
#include "hw_types.h"
#include "hw_flash.h"
void
permanently_disable_jtag_swd(void)
{
     11
     // Clear the DBG field of the FMPRE register. Note that the value
     // used in this instance does not affect the state of the BlockN
     // bits, but were the value different, all bits in the FMPRE are
     // affected by this function!
     11
     HWREG(FLASH FMPRE) &= 0x3ffffff;
     11
     // The following sequence activates the one-time
     // programming of the FMPRE register.
     11
     HWREG(FLASH_FMA) = 0 \times 900;
```

```
HWREG(FLASH_FMC) = (FLASH_FMC_WRKEY | FLASH_FMC_COMT);
//
// Wait until the operation is complete.
//
while (HWREG(FLASH_FMC) & FLASH_FMC_COMT)
{
}
```

7.3.2 Flash Programming

}

The Stellaris[®] devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD**, and **FMC**.

7.3.2.1 To program a 32-bit word

- 1. Write source data to the **FMD** register.
- 2. Write the target address to the **FMA** register.
- 3. Write the flash write key and the WRITE bit (a value of 0xA442.0001) to the **FMC** register.
- 4. Poll the **FMC** register until the WRITE bit is cleared.

7.3.2.2 To perform an erase of a 1-KB page

- 1. Write the page address to the **FMA** register.
- 2. Write the flash write key and the ERASE bit (a value of 0xA442.0002) to the **FMC** register.
- 3. Poll the **FMC** register until the ERASE bit is cleared.

7.3.2.3 To perform a mass erase of the flash

- 1. Write the flash write key and the MERASE bit (a value of 0xA442.0004) to the **FMC** register.
- 2. Poll the **FMC** register until the MERASE bit is cleared.

7.4 Register Map

Table 7-2 on page 116 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, and **FCMISC** registers are relative to the Flash control base address of 0x400F.D000. The **FMPREn**, **FMPPEn**, **USECRL**, **USER_DBG**, and **USER_REGn** registers are relative to the System Control base address of 0x400F.E000.

Offset	Name	Туре	Reset	Description	See page
Flash Reg	isters (Flash Control Off	set)			
0x000	FMA	R/W	0x0000.0000	Flash Memory Address	118
0x004	FMD	R/W	0x0000.0000	Flash Memory Data	119

Table 7-2. Flash Register Map

Offset	Name	Туре	Reset	Description	See page
0x008	FMC	R/W	0x0000.0000	Flash Memory Control	120
0x00C	FCRIS	RO	0x0000.0000	Flash Controller Raw Interrupt Status	122
0x010	FCIM	R/W	0x0000.0000	Flash Controller Interrupt Mask	123
0x014	FCMISC	R/W1C	0x0000.0000	Flash Controller Masked Interrupt Status and Clear	124
Flash Reg	gisters (System Control C	Offset)		·	
0x130	FMPRE	R/W	0xBFFF.FFFF	Flash Memory Protection Read Enable	126
0x134	FMPPE	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable	127
0x140	USECRL	R/W	0x31	USec Reload	125

7.5 Flash Register Descriptions (Flash Control Offset)

This section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.

Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

	t 0x000 R/W, res	set 0x000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	T				r r	rese	rved					I	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	T	,		1	r r	OFF	SET	I	1	1	1	I	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	0	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	15:0		OFFS	ΒET	R/	W	0x0	Add	ress Offs	set						
								Add	ress offs	et in flas	h where	operatio	on is perf	formed.		

Flash Memory Address (FMA) Base 0x400F.D000

Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.

Flas	h Mem	ory Dat	a (FMD)												
Offse	0x400F.[t 0x004 R/W, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I	1	1		т т	DA	ITA					1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	1			DA	TA I				1	1	1	•
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:0		DAT	A	R/	W	0x0	Data	a Value							
								Data	a value fo	or write o	operation	1.				

November 14, 2008

Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 118). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 119) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

Flas	sh Mem	ory Cor	ntrol (FN	AC)												
Base Offse	0x400F.E et 0x008 R/W, rese	0000	·	,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1	1			1 1	WR	I KEY		1	1	1	1 1		
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1		res	erved				1	1	COMT	MERASE	ERASE	WRITE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:16		WRK	EY	W	0	0x0	Flas	sh Write I	Key						
	15:4		reser	ved	R	0	0x0	of a field valu Soft com	ccidental for a wri le are igr ware sho patibility	l flash wi ite to occ nored. A puld not with futu	rites. The cur. Write read of t rely on th ure produ	e value (es to the his field he value ucts, the	0xA442 e FMC re returns e of a res value o	to minimiz must be v gister wit the value served bit f a reserv	vritten in hout this 0. . To prov	to this WRKEY Vide
	3		CON	ЛТ	R/	W	0		served ac			aity-write	e operati	on.		
									nmit (writ	, 0	•		onvolatile	storage.	A write	of 0 has
								prev		nmit acc	ess is co	omplete,	a 0 is re	ss is prov eturned; o ed.		
								This	can tak	e up to 5	50 µs.					
	2		MERA	ASE	R/	W	0	Mas	s Erase	Flash M	emory					
									is bit is s e of 0 ha				-	device is	all eras	ed. A
								prev	ious ma	ss erase	access	is comp	lete, a 0	access is is returne ete, a 1 is	ed; othe	rwise, if
						This	can tak	e up to 2	250 ms.							

Bit/Field	Name	Туре	Reset	Description
1	ERASE	R/W	0	Erase a Page of Flash Memory
				If this bit is set, the page of flash main memory as specified by the contents of FMA is erased. A write of 0 has no effect on the state of this bit.
				If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned.
				This can take up to 25 ms.
0	WRITE	R/W	0	Write a Word into Flash Memory
				If this bit is set, the data stored in FMD is written into the location as specified by the contents of FMA . A write of 0 has no effect on the state of this bit.
				If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned.
				This can take up to 50 μs.

November 14, 2008

Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000 Offset 0x00C Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
		I		1	1	1	т т	rese	rved	1	1	1	1	1	1	1				
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
[1	1	1		r	reser	ved		1	r	1	1	1	PRIS	ARIS				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription											
	31:2		reser	und	R	0	0x0	Soft	wara ah	ould not	roly on t	ho voluo	of a raa	onvod bi	To prov	ida				
	31.2		reser	veu	ĸ	0	0.00	Software should not rely on the value of a reserved bit. To prov compatibility with future products, the value of a reserved bit sh												
									• •	cross a r	•	-								
				~	_	~		Programming Paw Interrupt Status												
	1		PRI	S	R	0	0	Programming Raw Interrupt Status												
								This	bit indi	ates the	current	state of t	the prog	ramming	cycle. If	set, the				
									,	g cycle c	•	,	,							
									•	ed. Progi nrough th										
								0	e 120).	nougn in	e riasii	wiemory	Contro		register					
	0		ARI	S	R	0	0	Acc	ess Raw	Interrup	t Status									
								This	bit indic	ates if the	e flash w	as impro	perly acc	essed. If	set, the	program				
										ss the fla						-				
									Protection Read Enable (FMPREn) and Flash Memory Protection Program Enable (FMPPEn) registers. Otherwise, no access has trie											
									•	nable (Fl	,	0	s. Other	wise, no	access I	ias triec				

to improperly access the flash.

Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the flash controller generates interrupts to the controller.

Offse	0x400F.E t 0x010 R/W, rese		0.0000	, ,	,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1	1			1 1		rved	I	1	I	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1	1			reser	ved	1	I	1	I	1	1	PMASK	AMASK
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	31:2		Nam	ved	Ty R	0	Reset 0x0	Soft com pres	patibility served a	with futu cross a r	ead-mod	ucts, the	value of	a reserv	•	<i>r</i> ide nould be
	1		PMA	SK	R/	W	0	This to th to th	s bit cont ne contro	rols the i Iler. If se Iler. Othe	pt Mask reporting et, a prog erwise, in	ramming	g-genera	ited inter	rupt is p	romoted
	0		AMA	SK	R/	W	0	Acc	ess Inter	rupt Mas	sk					
								cont cont	troller. If	set, an a	reporting access-g , interrup	enerated	d interrup	ot is pron	noted to	the

November 14, 2008

Flash Controller Interrupt Mask (FCIM)

Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

Flash Controller Masked Interrupt Status and Clear (FCMISC) Base 0x400F.D000 Offset 0x014 Type R/W1C, reset 0x0000.0000 28 27 25 24 22 20 19 17 16 31 30 29 26 23 21 18 reserved RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 10 9 7 6 3 2 11 8 5 4 1 0 PMISC AMISC reserved RO RO R/W1C R/W1C RO Type 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Name Туре Reset Description 31:2 RO 0x0 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 1 PMISC R/W1C 0 Programming Masked Interrupt Status and Clear This bit indicates whether an interrupt was signaled because a programming cycle completed and was not masked. This bit is cleared by writing a 1. The PRIS bit in the FCRIS register (see page 122) is also cleared when the PMISC bit is cleared. 0 AMISC R/W1C 0 Access Masked Interrupt Status and Clear This bit indicates whether an interrupt was signaled because an improper access was attempted and was not masked. This bit is cleared by writing a 1. The ARIS bit in the FCRIS register is also cleared when the AMISC bit is cleared.

7.6 Flash Register Descriptions (System Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

Register 7: USec Reload (USECRL), offset 0x140

Note: Offset is relative to System Control base address of 0x400F.E000

This register is provided as a means of creating a 1-µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

USe	c Reloa	ad (USE	ECRL)													
Offse	0x400F.E t 0x140 R/W, res															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[· ·	rese	rved	1		1	r 1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	l			rese	rved		т т			I		US	I EC		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1
B	Bit/Field		Nam	e	Ту	pe	Reset	Des	cription							
									•							
	31:8		reserv	ved	R	0	0x0	com	patibility	ould not with futu cross a r	ure prod	ucts, the	value of	a reserv	•	
	7:0		USE	С	R/	W	0x31	Micr	osecono	l Reload	Value					
									z -1 of th grammed	e control 1.	ler clock	when th	ne flash i	s being e	erased o	r
								If the	e maxim	um syste	em frequ	ency is b	eing use	d, USEC	should b	be set to

0x31 (50 MHz) whenever the flash is being erased or programmed.

Register 8: Flash Memory Protection Read Enable (FMPRE), offset 0x130

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (see the FMPPE registers for the execute-only protection bits). This register is loaded during the power-on reset sequence. The factory settings are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offse	0x400F.E t 0x130 R/W, rese		FF.FFFF													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		I		1 1 1		1 1	READ_	ENABLE		1	1 1	1	1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1		ı ı		1 1	READ_	ENABLE		1		1	1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
B	Bit/Field		Nam	ie	Тур	be	Reset	Des	cription							
	31:0		READ_EI	NABLE	R/	N 0	xBFFFFFI	F Flas	sh Read I	Enable						
								Eac	h bit pos	ition ma	ps 2 Kb	ytes of Fla	ash to b	e read-e	nabled.	
								Val	ue	Desc	ription					

Flash Memory Protection Read Enable (FMPRE)

Value Description


0xBFFFFFF Enables 64 KB of flash.

Register 9: Flash Memory Protection Program Enable (FMPPE), offset 0x134

Note: Offset is relative to System Control base address of 0x400FE000.

Flash Memory Protection Program Enable (FMPPE)

This register stores the execute-only protection bits for each 2-KB flash block (see the **FMPRE** registers for the read-only protection bits). This register is loaded during the power-on reset sequence. The factory settings are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.



0xFFFFFFF Enables 64 KB of flash.

8 **General-Purpose Input/Outputs (GPIOs)**


The GPIO module is composed of five physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E). The GPIO module supports 7-28 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:

- 7-28 GPIOs, depending on configuration
- 5-V-tolerant input/outputs
- Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
- Bit masking in both read and write operations through address lines
- Can initiate an ADC sample sequence
- Pins configured as digital inputs are Schmitt-triggered.
- Programmable control for GPIO pad configuration
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive for digital communication
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables

8.1 Block Diagram

Figure 8-1. GPIO Module Block Diagram




8.2 Functional Description

Important: All GPIO pins are inputs by default (**GPIODIR=**0 and **GPIOAFSEL=**0), with the exception of the five JTAG pins (PB7 and PC[3:0]). The JTAG pins default to their JTAG functionality (**GPIOAFSEL=**1). A Power-On-Reset (POR) or asserting an external reset (RST) puts both groups of pins back to their default state.

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 8-2 on page 130). The LM3S828 microcontroller contains five ports and thus five of these physical GPIO blocks.

Figure 8-2. GPIO Port Block Diagram



8.2.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

8.2.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 137) is used to configure each individual pin as an input or output. When the data direction bit is set to 0, the GPIO is configured as an input and the corresponding data register bit will capture and store the value on the GPIO port. When the data direction bit is set to 1, the GPIO is configured as an output and the corresponding data register bit will be driven out on the GPIO port.


8.2.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 136) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 8-3 on page 131, where u is data unchanged by the write.

Figure 8-3. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 8-4 on page 131.

Figure 8-4. GPIODATA Read Example



8.2.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- GPIO Interrupt Sense (GPIOIS) register (see page 138)
- **GPIO Interrupt Both Edges (GPIOIBE)** register (see page 139)
- **GPIO Interrupt Event (GPIOIEV)** register (see page 140)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 141).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 142 and page 143). As the name implies, the **GPIOMIS** register only shows interrupt

conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (the appropriate bit of GPIOIM is set to 1), not only is an interrupt for PortB generated, but an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated.

If no other PortB pins are being used to generate interrupts, the ARM Integrated Nested Vectored Interrupt Controller (NVIC) Interrupt Set Enable (SETNA) register can disable the PortB interrupts and the ADC interrupt can be used to read back the converted data. Otherwise, the PortB interrupt handler needs to ignore and clear interrupts on B4, and wait for the ADC interrupt or the ADC interrupt needs to be disabled in the SETNA register and the PortB interrupt handler polls the ADC registers until the conversion is completed.

Interrupts are cleared by writing a 1 to the appropriate bit of the **GPIO Interrupt Clear (GPIOICR)** register (see page 144).

When programming the following interrupt control registers, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

8.2.3 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 145), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

8.2.4 Pad Control

The pad control registers allow for GPIO pad configuration by software based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIOODR**, **GPIOPUR**, **GPIOPDR**, **GPIOSLR**, and **GPIODEN** registers. These registers control drive strength, open-drain configuration, pull-up and pull-down resistors, slew-rate control and digital input enable.

8.2.5 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

8.3 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) default to general-purpose input mode (**GPIODIR=**0 and **GPIOAFSEL=**0). Table 8-1 on page 133 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 8-2 on page 133 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

Configuration	GPIO Reg	ister Bit Va	lue ^a							
	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR
Digital Input (GPIO)	0	0	0	1	?	?	Х	Х	X	Х
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?
Open Drain Input (GPIO)	0	0	1	1	X	X	X	X	X	X
Open Drain Output (GPIO)	0	1	1	1	X	X	?	?	?	?
Open Drain Input/Output (I ² C)	1	X	1	1	X	X	?	?	?	?
Digital Input (Timer CCP)	1	Х	0	1	?	?	Х	X	X	X
Digital Output (Timer PWM)	1	X	0	1	?	?	?	?	?	?
Digital Input/Output (SSI)	1	Х	0	1	?	?	?	?	?	?
Digital Input/Output (UART)	1	Х	0	1	?	?	?	?	?	?

Table 8-1. GPIO Pad Configuration Examples

a. X=Ignored (don't care bit)

?=Can be either 0 or 1, depending on the configuration

Table 8-2. GPIO Interrupt Configuration Example

Register	Desired	Pin 2 Bit Va	lue ^a						
	Interrupt Event Trigger	7	6	5	4	3	2	1	0
GPIOIS	0=edge 1=level	x	X	x	X	X	0	х	X
GPIOIBE	0=single edge 1=both edges	X	X	X	Х	Х	0	Х	Х
GPIOIEV	0=Low level, or negative edge 1=High level, or positive edge		x	x	X	X	1	X	X
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0

a. X=Ignored (don't care bit)

8.4 Register Map

Table 8-3 on page 134 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

GPIO Port A: 0x4000.4000

- GPIO Port B: 0x4000.5000
- GPIO Port C: 0x4000.6000
- GPIO Port D: 0x4000.7000
- GPIO Port E: 0x4002.4000
- Important: The GPIO registers in this chapter are duplicated in each GPIO block; however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to those unconnected bits has no effect, and reading those unconnected bits returns no meaningful data.
- Note: The default reset value for the **GPIOAFSEL** register is 0x0000.0000 for all GPIO pins, with the exception of the five JTAG pins (PB7 and PC[3:0]). These five pins default to JTAG functionality. Because of this, the default reset value of **GPIOAFSEL** for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Table 8-3. GPIO Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPIODATA	R/W	0x0000.0000	GPIO Data	136
0x400	GPIODIR	R/W	0x0000.0000	GPIO Direction	137
0x404	GPIOIS	R/W	0x0000.0000	GPIO Interrupt Sense	138
0x408	GPIOIBE	R/W	0x0000.0000	GPIO Interrupt Both Edges	139
0x40C	GPIOIEV	R/W	0x0000.0000	GPIO Interrupt Event	140
0x410	GPIOIM	R/W	0x0000.0000	GPIO Interrupt Mask	141
0x414	GPIORIS	RO	0x0000.0000	GPIO Raw Interrupt Status	142
0x418	GPIOMIS	RO	0x0000.0000	GPIO Masked Interrupt Status	143
0x41C	GPIOICR	W1C	0x0000.0000	GPIO Interrupt Clear	144
0x420	GPIOAFSEL	R/W	-	GPIO Alternate Function Select	145
0x500	GPIODR2R	R/W	0x0000.00FF	GPIO 2-mA Drive Select	147
0x504	GPIODR4R	R/W	0x0000.0000	GPIO 4-mA Drive Select	148
0x508	GPIODR8R	R/W	0x0000.0000	GPIO 8-mA Drive Select	149
0x50C	GPIOODR	R/W	0x0000.0000	GPIO Open Drain Select	150
0x510	GPIOPUR	R/W	0x0000.00FF	GPIO Pull-Up Select	151
0x514	GPIOPDR	R/W	0x0000.0000	GPIO Pull-Down Select	152
0x518	GPIOSLR	R/W	0x0000.0000	GPIO Slew Rate Control Select	153
0x51C	GPIODEN	R/W	0x0000.00FF	GPIO Digital Enable	154
0xFD0	GPIOPeriphID4	RO	0x0000.0000	GPIO Peripheral Identification 4	155
0xFD4	GPIOPeriphID5	RO	0x0000.0000	GPIO Peripheral Identification 5	156
0xFD8	GPIOPeriphID6	RO	0x0000.0000	GPIO Peripheral Identification 6	157
0xFDC	GPIOPeriphID7	RO	0x0000.0000	GPIO Peripheral Identification 7	158

Offset	Name	Туре	Reset	Description	See page
0xFE0	GPIOPeriphID0	RO	0x0000.0061	GPIO Peripheral Identification 0	159
0xFE4	GPIOPeriphID1	RO	0x0000.0000	GPIO Peripheral Identification 1	160
0xFE8	GPIOPeriphID2	RO	0x0000.0018	GPIO Peripheral Identification 2	161
0xFEC	GPIOPeriphID3	RO	0x0000.0001	GPIO Peripheral Identification 3	162
0xFF0	GPIOPCellID0	RO	0x0000.000D	GPIO PrimeCell Identification 0	163
0xFF4	GPIOPCellID1	RO	0x0000.00F0	GPIO PrimeCell Identification 1	164
0xFF8	GPIOPCellID2	RO	0x0000.0005	GPIO PrimeCell Identification 2	165
0xFFC	GPIOPCellID3	RO	0x0000.00B1	GPIO PrimeCell Identification 3	166

8.5 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 137).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

GPIO Data (GPIODATA)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x000

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		1				, ,	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1	rese	rved					I	ſ	DA	TA	I	T	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00	com	patibility	with futu	ure produ		value o	f a reser	it. To pro ved bit sl	
	7:0	7:0 DATA R/W 0x0				0x00	GPI	O Data								
	7:0							To fa	acilitate	the readi	ng and v	vriting of	data to	these re	e addres egisters b	by i

To facilitate the reading and writing of data to these registers by independent drivers, the data read from and the data written to the registers are masked by the eight address lines ipaddr[9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by ipaddr[9:2] and are configured as outputs. See "Data Register Operation" on page 130 for examples of reads and writes.

Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Bits set to 1 in the **GPIODIR** register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

GPIO Direction (GPIODIR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x400 Type R/W, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1					J		rese	erved					•	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber																-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							DI	R	•	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nam	e	Ту	pe	Reset	Des	cription							
	Bit/Field Nam 31:8 reserv				R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	7:0		DIF	2	R/	W	0x00		O Data E			as follows	6:			

- 0 Pins are inputs.
- 1 Pins are outputs.

Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Bits set to 1 in **GPIOIS** configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

GPIO Interrupt Sense (GPIOIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x404 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	erved	1	1	1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Í		1 1	rese	rved		1 1			I	1	1	S 1	ì	Í	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with fut	ure prod	the value lucts, the dify-write	value o	f a reser	•	
	7:0		IS		R/	W	0x00			upt Sens		- f-ll				
								Ine	TR vain	es are de	enned a	s follows:				

- 0 Edge on corresponding pin is detected (edge-sensitive).
- 1 Level on corresponding pin is detected (level-sensitive).

Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register is the interrupt both-edges register. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 138) is set to detect edges, bits set to High in **GPIOIBE** configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 140). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

GPIO Interrupt Both Edges (GPIOIBE)

	0 111011	ирі Боі	Lago		, ibc,											
GPIC GPIC GPIC GPIC Offse) Port A ba) Port B ba) Port C b) Port D b) Port E ba et 0x408 R/W, rese	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	00.5000 00.6000 00.7000 02.4000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[ı –	· ·	rese	erved	1			1	1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved					1		IE	BE		1	•
Туре	RO	RO	RO	rese	rved RO	RO	RO	RO	R/W	R/W	R/W	R/W	BE R/W	R/W	R/W	R/W
Type Reset	RO 0	RO 0	RO 0			RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0			R/W 0	R/W 0	R/W 0
Reset				RO 0	RO 0			0				R/W	R/W			
Reset	0		0	RO 0 e	RO 0 Ty	0	0	0 Des Soft	0 cription tware sho npatibility	0 ould not	0 rely on ti ure produ	R/W 0 he value ucts, the	R/W 0 of a res	0 served bit	0 t. To prov	0 vide

The IBE values are defined as follows:

- 0 Interrupt generation is controlled by the **GPIO Interrupt Event** (**GPIOIEV**) register (see page 140).
- 1 Both edges on the corresponding pin trigger an interrupt.
 - Note: Single edge is determined by the corresponding bit in **GPIOIEV**.

Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Bits set to High in **GPIOIEV** configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 138). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in **GPIOIS**. All bits are cleared by a reset.

GPIO Interrupt Event (GPIOIEV)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x40C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							IE	V			'
Type Reset	RO 0	R/W 0														

Bit/Field	Name	Туре	Reset	Descr
31:8	reserved	RO	0x00	Softw comp prese
7:0	IEV	R/W	0x00	GPIO

Description

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

GPIO Interrupt Event


The IEV values are defined as follows:

- 0 Falling edge or Low levels on corresponding pins trigger interrupts.
- 1 Rising edge or High levels on corresponding pins trigger interrupts.

Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Bits set to High in **GPIOIM** allow the corresponding pins to trigger their individual interrupts and the combined **GPIOINTR** line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

GPIO Interrupt Mask (GPIOIM)



- 0 Corresponding pin interrupt is masked.
- 1 Corresponding pin interrupt is not masked.

Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. Bits read High in **GPIORIS** reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the **GPIO Interrupt Mask** (**GPIOIM**) register (see page 141). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

GPIO Raw Interrupt Status (GPIORIS)

GLI		interiu			JN(0)											
GPIO GPIO GPIO GPIO Offse	Port B b Port C b Port D b Port E b t 0x414	ase: 0x40 ase: 0x40 ase: 0x40	000.4000 000.5000 000.6000 000.7000 002.4000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[reserved												1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ			1	rese	erved	1				1	r	R	IS IS	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
31:8 reserve				ved	R	0	0x00	com	patibility	ould not / with futu cross a r	ure produ	ucts, the	value of	a reserv	•	

GPIO Interrupt Raw Status

Reflects the status of interrupt trigger condition detection on pins (raw, prior to masking).

The RIS values are defined as follows:

Value Description

- 0 Corresponding pin interrupt requirements not met.
- 1 Corresponding pin interrupt has met requirements.

7:0

RIS

RO

0x00

Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (the appropriate bit of GPIOIM is set to 1), not only is an interrupt for PortB generated, but an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated.

If no other PortB pins are being used to generate interrupts, the ARM Integrated Nested Vectored Interrupt Controller (NVIC) Interrupt Set Enable (SETNA) register can disable the PortB interrupts and the ADC interrupt can be used to read back the converted data. Otherwise, the PortB interrupt handler needs to ignore and clear interrupts on B4, and wait for the ADC interrupt or the ADC interrupt needs to be disabled in the SETNA register and the PortB interrupt handler polls the ADC registers until the conversion is completed.

GPIOMIS is the state of the interrupt after masking.

GPIO Masked Interrupt Status (GPIOMIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x418 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1	1		1		rese	rved	1	1	1	i	1	1	,	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved								MIS								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	Bit/Field		Nar	ne	Ту	ре	Reset	Des	cription								
	31:8 reserved RO 0x00						com	patibility	with futu	ure proc	the value lucts, the dify-write	value o	f a reser	•			
	7:0 MIS			R	0	0x00	0x00 GPIO Masked Interrupt Status										
								Masked value of interrupt due to corresponding pin.									
								The MIS values are defined as follows:									
								Val	ue Deso	cription							
								0	Corr	espondir	ig GPIC	line inte	rrupt no	t active.			

1 Corresponding GPIO line asserting interrupt.

Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.

GPIO Interrupt Clear (GPIOICR)

GPIO GPIO GPIO GPIO Offse	Port B Port C Port D Port E t 0x41C	base: 0x base: 0x base: 0x base: 0x base: 0x eset 0x00	4000.50 4000.60 4000.70 4002.40	00 00 00 00														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[1	1	Ì	i I	1	ì	rese	rved	ī	1	i	1	1	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Resei	0	0	0	0	U	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	reserved													•	'			
Туре	RO	RO	RO		RO	RO	RO	RO	W1C	W1C 0	W1C	W1C	W1C 0	W1C	W1C	W1C		
Reset 0 0 0 0 0 0 0 Bit/Field Name Type Reset								0 Des	0 0 0 0 0 0 0 0 0 0									
compatibi								oftware should not rely on the value of a reserved bit. To provide ompatibility with future products, the value of a reserved bit should be reserved across a read-modify-write operation.										
7:0 IC W1C 0x00 GPIO Interrupt Clear								r										
The IC va									IC values are defined as follows:									
Va								Valu	Value Description									

0 Corresponding interrupt is unaffected.

1 Corresponding interrupt is cleared.


Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.

Important: All GPIO pins are inputs by default (GPIODIR=0 and GPIOAFSEL=0), with the exception of the five JTAG pins (PB7 and PC[3:0]). The JTAG pins default to their JTAG functionality (GPIOAFSEL=1). A Power-On-Reset (POR) or asserting an external reset (RST) puts both groups of pins back to their default state.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply \overline{RST} or power-cycle the part.

It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris® microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.



Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

reserved

Bit/Field	Name	Туре	Reset	Description
7:0	AFSEL	R/W	-	GPIO Alternate Function Select
				The AFSEL values are defined as follows:
				Value Description
				0 Software control of corresponding GPIO line (GPIO mode).
				 Hardware control of corresponding GPIO line (alternate hardware function).
				Note: The default reset value for the GPIOAFSEL register is 0x0000.0000 for all GPIO pins, with the exception of the five JTAG pins (PB7 and PC[3:0]). These five pins default to JTAG functionality. Because of this, the default reset value of GPIOAFSEL for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 2-mA Drive Select (GPIODR2R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x500 Type R/W, reset 0x0000.00FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1					rese	erved	1		1		1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved		1 1			1		DR	V2	I	Î	
Туре	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W							
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
B				Ту	ре	Reset	Des	cription								
	31:8		reserv	ved	R	0	0x00	com		with futu	ure prod	ucts, the	value of		•	vide nould be
	7:0		DRV	2	R/	W	0xFF		put Pad				GPIODF	88[n] cle	ars the	

A write of 1 to either **GPIODR4[n]** or **GPIODR8[n]** clears the corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write.

Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 4-mA Drive Select (GPIODR4R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x504 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved			1				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	1	rese	rved					ſ	I	DF	:V4	r	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_					_			_								
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv		vide nould be
	7:0		DR∖	/4	R/	W	0x00		put Pad			ole				

A write of 1 to either **GPIODR2[n]** or **GPIODR8[n]** clears the corresponding 4-mA enable bit. The change is effective on the second clock cycle after the write.

Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

GPIO 8-mA Drive Select (GPIODR8R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x508 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1					rese	erved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
]	15	1	1		rved	10	<u>т</u> т	0	, 	,		1	V8	1	· ·	— ¯
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	patibility	with futu	ure produ		value of	erved bit a reserv on.		
	7:0		DRV	/8	R/	W	0x00	Out	put Pad	8-mA Dri	ive Enab	ole				
								Aw	rite of 1 f	to either	GPIODF	R2[n] or (GPIODR	R4[n] clea	ars the	

A write of 1 to either **GPIODR2[n]** or **GPIODR4[n]** clears the corresponding 8-mA enable bit. The change is effective on the second clock cycle after the write.

Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Input Enable (GPIODEN)** register (see page 154). Corresponding bits in the drive strength registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open drain input if the corresponding bit in the **GPIODIR** register is set to 0; and as an open drain output when set to 1.

When using the I²C module, in addition to configuring the pin to open drain, the **GPIO Alternate Function Select (GPIOAFSEL)** register bits for the I²C clock and data pins should be set to 1 (see examples in "Initialization and Configuration" on page 132).

GPIO Open Drain Select (GPIOODR)

GPIO GPIO GPIO GPIO Offse	Port B t Port C t Port D t Port E t t 0x50C	base: 0x40 base: 0x40 base: 0x40 base: 0x40 base: 0x40 base: 0x40	000.5000 000.6000 000.7000 002.4000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1		1				rese	rved	1	1		1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I		rese	rved		1 1			1		0	DE	I	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nan		Ту		Reset		cription							
	31:8		reser	ved	R	0	0x00	com	patibility	with fut	ure produ	ucts, the	e of a rese value of e operatio	a reserv	•	
	7:0		OD	E	R/	W	0x00			·	ain Enat defined a		/S:			

Value Description

0 Open drain configuration is disabled.

1 Open drain configuration is enabled.

Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 152).

GPIO Pull-Up Select (GPIOPUR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x510 Type R/W, reset 0x0000.00FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	rved					1	1	,
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved					1		PL	JE	1	1	'
Type Reset	RO 0	RO	RO	RO	RO	RO	RO	RO 0	R/W 1	R/W	R/W 1	R/W	R/W 1	R/W 1	R/W	R/W
Resei	0	U	U	0	U	U	0	0	I	I	I	I	I	I	I	I
E	it/Field	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0						Des	cription							
	31:8		reser	ved	R	0	0x00								it. To prov ved bit sl	
												dify-write				
	7:0		PU	E	R/	W	0xFF	Pad	Weak F	ull-Up E	nable					
															GPIOPL cycle aft	

write.

Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 151).

GPIO Pull-Down Select (GPIOPDR)

	31	30	29	28	27
GPIC GPIC GPIC GPIC Offse	D Port A b D Port B b D Port C b D Port D b D Port E b et 0x514 R/W, res	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	00.5000 00.6000 00.7000 02.4000		
CDIC) Port A b	000· 0v40	00 4000		

	31	30	29	20	27	20	25	24	23	22	21	20	19	10	17	10
			1				, ,	rese	erved	1		1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved					I		PI	DE	1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field Name Type Reset								cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	vide nould be
	7:0		PDI	E	R/	W	0x00	Pad	Weak P	ull-Dowr	n Enable	!				
												clears the tive on the		0		


write.

November 14, 2008

Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 149).

GPIO Slew Rate Control Select (GPIOSLR)



	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	erved					1		•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	rved		т т				r	SF	RL	r	1	
Туре	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO	RO	R/W 0	R/W 0	R/W 0	R/W	R/W 0	R/W 0	R/W	R/W
Reset	U	0	U	U	U	U	0	0	U	0	U	0	U	U	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ		value of	erved bit f a reserv on.	•	
	7:0		SRI	L	R/	W	0x00	Slev	v Rate Li	imit Enal	ble (8-m	A drive o	nly)			
								The	SRL val	ues are o	defined a	as follows	S:			

Value Description


- 0 Slew rate control disabled.
- 1 Slew rate control enabled.

Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

Note: Pins configured as digital inputs are Schmitt-triggered.

The **GPIODEN** register is the digital input enable register. By default, all GPIO signals are configured as digital inputs at reset. If a pin is being used as a GPIO or its Alternate Hardware Function, it should be configured as a digital input.

GPIO Digital Enable (GPIODEN)



-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1				rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		î	l	rese	rved							DE	EN			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Bit/Field	Name	Туре	Reset	Des
31:8	reserved	RO	0x00	Sof con pres
7:0	DEN	R/W	0xFF	Dig

Description

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Digital Enable

The DEN values are defined as follows:

Value Description

- 0 Digital functions disabled.
- 1 Digital functions enabled.

Register 19: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 4 (GPIOPeriphID4)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFD0 Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'							rese	rved						•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		т т			[I Pl	D4	ſ	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nam	ie	Туј	be	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	4	R	С	0x00	GPI	O Periph	eral ID F	Register[[7:0]				

Register 20: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFD4 Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ				· ·			rese	rved					•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1			rese	erved		1 1				-	PI	D5	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
P	Bit/Field		Nam	ie.	Ty	he	Reset	Des	cription							
-			Han	.0			10000	200	onption							
	31:8		reserv	ved	R	C	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv		
	7:0		PID	5	R	С	0x00	GPI	O Periph	ieral ID F	Register	[15:8]				

Register 21: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ							rese	erved			1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	r		, ,	rese	rved							I Pl	D6	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nam	e	Туј	be	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x00	con	tware sho npatibility served ac	with futu	ire prod	ucts, the	value of	f a reserv		
	7:0		PID	6	R	С	0x00	GPI	O Periph	eral ID F	Register	[23:16]				

Register 22: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFDC Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved		т т					I Pl	D7	ſ	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
comp							ware sho patibility served ac	with futu	ire prodi	ucts, the	value of	a reserv				
	7:0		PID	7	R	0	0x00	GPI	O Periph	eral ID F	Register[31:24]				

Register 23: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFE0 Type RO, reset 0x0000.0061

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ							г т	rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	ſ		1 1	rese	rved		r r					PI	00	Ì		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1
В	it/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ	ne value ucts, the lify-write	value of	f a reserv	•	
	7:0		PID	0	R	0	0x61		O Periph			7:0] dentify th	e prese	nce of th	is periph	eral.

Register 24: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ĺ		1 1	rese	rved		r r					PIC	D1	T		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ	he value ucts, the dify-write	value of	f a reserv		
	7:0		PID	1	R	0	0x00		O Periph			[15:8] dentify th	e prese	nce of th	is periph	eral.

November 14, 2008

Register 25: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFE8 Type RO, reset 0x0000.0018

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1						г т	rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	r i		1 1	rese	rved		r r					PI	02	T	Ì	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ	he value ucts, the dify-write	value o	f a reserv	•	
	7:0		PID	2	R	0	0x18		O Periph			[23:16] dentify th	e prese	nce of th	is periph	ieral.

Register 26: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFEC Type RO, reset 0x0000.0001

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1							rese	erved				1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[ľ		1 1	rese	rved		· ·			1	r	PI	03	I	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO
Reset	U	U	U	0	0	U	0	U	U	0	U	U	U	U	U	I
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com		with futu	ure produ	ucts, the	value of	erved bit f a reserv on.	•	
	7:0		PID	3	R	0	0x01	GPI	O Periph	eral ID F	Register[31:24]				
								Can	be used	l by soft	ware to i	dentify th	e prese	nce of th	is periph	ieral.

Register 27: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 0 (GPIOPCellID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFF0 Type RO, reset 0x0000.000D

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1						г т	rese	erved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	r i		1 1	rese	rved		r r					CI	00	T	ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	patibility	with futu	ure produ	he value ucts, the lify-write	value o	f a reserv	•	
	7:0		CID	0	R	0	0x0D		O Prime		• •	7:0] I cross-pe	eriphera	al identific	cation sy	stem.

Register 28: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 1 (GPIOPCellID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFF4 Type RO, reset 0x0000.00F0

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1							rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	l l		1 1	rese	rved		r r					CII	D1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
B	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ire produ	ne value ucts, the lify-write	value o	f a reserv	•	
7:0 CID1 RO 0xF0 GPIO Prir											• .	15:8] cross-pe	eriphera	al identifi	cation sy	stem.

Register 29: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 2 (GPIOPCellID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				· ·	rese	rved	1				1	1	,
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset															0	-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved					1		CII	02	I	I	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	y with futu	ure prod	the value lucts, the dify-write	value o	of a reser	•	
	7:0		CID	2	R	0	0x05	GPI	O Prime	eCell ID F	Register	[23:16]				
								Prov	vides so	ftware a	standar	d cross-p	eriphera	al identif	ication sy	vstem.

Register 30: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 3 (GPIOPCellID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFFC Type RO, reset 0x0000.00B1

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			, ,	rese	rved		, ,					CI	D3	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
B	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com		with futu	ure produ	ucts, the	value of		•	vide hould be
	7:0		CID	3	R	0	0xB1		O Prime		• •	•	orinhoro	Lidoptific	ation of	into m

Provides software a standard cross-peripheral identification system.

9 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris[®] General-Purpose Timer Module (GPTM) contains three GPTM blocks (Timer0, Timer1, and Timer 2). Each GPTM block provides two 16-bit timers/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

In addition, timers can be used to trigger analog-to-digital conversions (ADC). The ADC trigger signals from all of the general-purpose timers are ORed together before reaching the ADC module, so only one timer should be used to trigger ADC events.

The GPT Module is one timing resource available on the Stellaris[®] microcontrollers. Other timer resources include the System Timer (SysTick) (see "System Timer (SysTick)" on page 37).

The General-Purpose Timers provide the following features:

- Three General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers. Each GPTM can be configured to operate independently:
 - As a single 32-bit timer
 - As one 32-bit Real-Time Clock (RTC) to event capture
 - For Pulse Width Modulation (PWM)
 - To trigger analog-to-digital conversions
- 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock when using an external 32.768-KHz clock as the input
 - Software-controlled event stalling (excluding RTC mode)
 - ADC event trigger
- 16-bit Timer modes
 - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
 - Programmable one-shot timer
 - Programmable periodic timer
 - User-enabled stalling when the controller asserts CPU Halt flag during debug
 - ADC event trigger
- 16-bit Input Capture modes
 - Input edge count capture

- Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal

9.1 Block Diagram

Note: In Figure 9-1 on page 168, the specific CCP pins available depend on the Stellaris[®] device. See Table 9-1 on page 168 for the available CCPs.




Figure 9-1. GPTM Module Block Diagram

Table 9-1. Available CCP Pins

Timer	16-Bit Up/Down Counter	Even CCP Pin	Odd CCP Pin
Timer 0	TimerA	CCP0	-
	TimerB	-	CCP1
Timer 1	TimerA	CCP2	-
	TimerB	-	CCP3
Timer 2	TimerA	CCP4	-
	TimerB	-	CCP5

9.2 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit

load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 179), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 180), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 182). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

9.2.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the GPTM TimerA Interval Load (GPTMTAILR) register (see page 193) and the GPTM TimerB Interval Load (GPTMTBILR) register (see page 194). The prescale counters are initialized to 0x00: the GPTM TimerA Prescale (GPTMTAPR) register (see page 197) and the GPTM TimerB Prescale (GPTMTBPR) register (see page 198).

9.2.2 32-Bit Timer Operating Modes

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- **GPTM TimerA Interval Load (GPTMTAILR)** register [15:0], see page 193
- **GPTM TimerB Interval Load (GPTMTBILR)** register [15:0], see page 194
- GPTM TimerA (GPTMTAR) register [15:0], see page 201
- **GPTM TimerB (GPTMTBR)** register [15:0], see page 202

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

GPTMTBILR[15:0]:GPTMTAILR[15:0]

Likewise, a read access to GPTMTAR returns the value:

GPTMTBR[15:0]:GPTMTAR[15:0]

9.2.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 180), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 184), the timer begins counting down from its preloaded value. Once the 0x0000.0000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and triggers when it reaches the 0x000.0000 state. The GPTM sets the TATORIS bit in the **GPTM Raw Interrupt Status** (GPTMRIS) register (see page 189), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 191). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTIMR) register (see page 187), the GPTM also sets the TATOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 190). The ADC trigger is enabled by setting the TAOTE bit in GPTMCTL.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is asserted, the timer freezes counting until the signal is deasserted.

9.2.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is loaded with a value of 0x0000.0001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 195) by the controller.

The input clock on the CCP0, CCP2, or CCP4 pins is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x0000.0001. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, it rolls over to a value of 0x0000.0000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMRIS**. If the RTC interrupt is enabled in **GPTIMR**, the GPTM also sets the RTCMIS bit in **GPTMISR** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

9.2.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 179). This section describes each of the GPTM 16-bit modes of operation. TimerA and TimerB have identical modes, so a single description is given using an **n** to reference both.

9.2.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale (GPTMTnPR)** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTNILR** and **GPTMTNPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTIMR**, the GPTM also sets the TnTOMIS bit in **GPTMISR** and generates a controller interrupt. The ADC trigger is enabled by setting the TnOTE bit in the **GPTMCTL** register.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TnSTALL bit in the **GPTMCTL** register is enabled, the timer freezes counting until the signal is deasserted.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 50-MHz clock with Tc=20 ns (clock period).

Prescale	#Clock (T c) ^a	Max Time	Units
00000000	1	1.3107	mS
00000001	2	2.6214	mS
00000010	3	3.9321	mS
11111100	254	332.9229	mS
11111110	255	334.2336	mS
11111111	256	335.5443	mS

Table 9-2. 16-Bit Timer With Prescaler Configurations

a. Tc is the clock period.

9.2.3.2 16-Bit Input Edge Count Mode

- **Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling-edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.
- **Note:** The prescaler is not available in 16-Bit Input Edge Count mode.

In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the **GPTMTnMR** register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the **GPTMCTL** register. During initialization, the **GPTM Timern Match** (**GPTMTnMATCHR**) register is configured so that the difference between the value in the **GPTMTnILR** register and the **GPTMTnMATCHR** register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked).

The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 9-2 on page 172 shows how input edge count mode works. In this case, the timer start value is set to **GPTMnILR** =0x000A and the match value is set to **GPTMnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMnMR** register.




Figure 9-2. 16-Bit Input Edge Count Mode Example

9.2.3.3 16-Bit Input Edge Time Mode

- **Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.
- **Note:** The prescaler is not available in 16-Bit Input Edge Time mode.

In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). This mode allows for event capture of either rising or falling edges, but not both. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCnTL** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current Tn counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMnILR** register.

Figure 9-3 on page 173 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).




Figure 9-3. 16-Bit Input Edge Time Mode Example

9.2.3.4 16-Bit PWM Mode

Note: The prescaler is not available in 16-Bit PWM mode.

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTNILR** and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 9-4 on page 174 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMnIRL**=0xC350 and the match value is **GPTMnMR**=0x411A.




Figure 9-4. 16-Bit PWM Mode Example

9.3 Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the TIMERO, TIMER1, and TIMER2 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

9.3.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0.
- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
 - a. Write a value of 0x1 for One-Shot mode.
 - b. Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- 5. If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

7. Poll the TATORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7 on page 175. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

9.3.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on its CCP0, CCP2, or CCP4 pins. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the counter is re-loaded with 0x0000.0000 and begins counting. If an interrupt is enabled, it does not have to be cleared.

9.3.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the GPTM Timer Mode (GPTMTnMR) register:
 - a. Write a value of 0x1 for One-Shot mode.
 - **b.** Write a value of 0x2 for Periodic mode.
- If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).
- 5. Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the TnTOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 7. Set the TREN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.
- 8. Poll the TnTORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TnTOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8 on page 175. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

9.3.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- 4. Configure the type of event(s) that the timer captures by writing the **TREVENT** field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TREN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 176 through step 9 on page 176.

9.3.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- 4. Configure the type of event that the timer captures by writing the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the TREN bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 8. Poll the CnERIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnECINT bit of the **GPTM**

Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the **GPTM Timern (GPTMTnR)** register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

9.3.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.
- 7. Set the TREN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

9.4 Register Map

Table 9-3 on page 177 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- Timer0: 0x4003.0000
- Timer1: 0x4003.1000
- Timer2: 0x4003.2000

Table 9-3. Timers Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPTMCFG	R/W	0x0000.0000	GPTM Configuration	179
0x004	GPTMTAMR	R/W	0x0000.0000	GPTM TimerA Mode	180
0x008	GPTMTBMR	R/W	0x0000.0000	GPTM TimerB Mode	182
0x00C	GPTMCTL	R/W	0x0000.0000	GPTM Control	184
0x018	GPTMIMR	R/W	0x0000.0000	GPTM Interrupt Mask	187
0x01C	GPTMRIS	RO	0x0000.0000	GPTM Raw Interrupt Status	189

Offset	Name	Туре	Reset	Description	See page
0x020	GPTMMIS	RO	0x0000.0000	GPTM Masked Interrupt Status	190
0x024	GPTMICR	W1C	0x0000.0000	GPTM Interrupt Clear	191
0x028	GPTMTAILR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Interval Load	193
0x02C	GPTMTBILR	R/W	0x0000.FFFF	GPTM TimerB Interval Load	194
0x030	GPTMTAMATCHR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Match	195
0x034	GPTMTBMATCHR	R/W	0x0000.FFFF	GPTM TimerB Match	196
0x038	GPTMTAPR	R/W	0x0000.0000	GPTM TimerA Prescale	197
0x03C	GPTMTBPR	R/W	0x0000.0000	GPTM TimerB Prescale	198
0x040	GPTMTAPMR	R/W	0x0000.0000	GPTM TimerA Prescale Match	199
0x044	GPTMTBPMR	R/W	0x0000.0000	GPTM TimerB Prescale Match	200
0x048	GPTMTAR	RO	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA	201
0x04C	GPTMTBR	RO	0x0000.FFFF	GPTM TimerB	202

9.5 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

GPTM Configuration (GPTMCFG)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x000 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	U	0	U	0	0	0	U	U	0	U	0	0	0	U	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•				reserved		, , ,				1 1		GPTMCFG	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
Resel	U	U	U	0	0	U	U	U	0	U	0	0	U	U	U	0
Bit/Field Name Type Reset					Des	cription										
-			Null		i y	pe	Reber	Des	onption							
31:3 reserved F				R	0	0x00	Software should not rely on the value of a reserved bit. To provide							vide		
compatibility preserved a								•		•				ved bit sh	ould be	
	2:0 GPTMCFG R/W 0x0						0x0	GPTM Configuration								
							The	GPTMCF	G values	are def	ined as f	ollows:				
								Va	alue De	scription	I					

- 0x0 32-bit timer configuration.
- 0x1 32-bit real-time clock (RTC) counter configuration.
- 0x2 Reserved
- 0x3 Reserved
- 0x4-0x7 16-bit timer configuration, function is controlled by bits 1:0 of **GPTMTAMR** and **GPTMTBMR**.

Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

GPTM TimerA Mode (GPTMTAMR)

Time Time Offse	r0 base: (r1 base: (r2 base: (t 0x004 R/W, res	0x4003. 0x4003.2	1000 2000		,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		r I	I	ì	1		1 1	rese					1	1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved										TAAMS	TACMR	TAMR				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	
Bit/Field Name Type Reset Description																	
31:4 reserved					R	0	0x00	Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved b preserved across a read-modify-write operation.									
3 TAAMS					R/	W	0	GPTM TimerA Alternate Mode Select									
											e define	d as foll	ows:				
								Valu	le Desc	•							
								0			e is enat						
								1	PWN	1 mode i	s enable	d.					
									Note				de, you m R field to	nust also 0x2.	clear the	TACMR	
	2		TACMR			W	0	GPTM TimerA Capture Mode									
								The	TACMR	alues a	e define	d as foll	ows:				
								Valu	le Desc	•							
								0	Edge	e-Count r	node						
								1	Edge	-Time m	ode						

Bit/Field	Name	Туре	Reset	Description
1:0	TAMR	R/W	0x0	GPTM TimerA Mode
				The TAMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register (16-or 32-bit).
				In 16-bit timer configuration, TAMR controls the 16-bit timer modes for TimerA.
				In 22 bit times configuration, this register controls the mode and the

In 32-bit timer configuration, this register controls the mode and the contents of $\ensuremath{\mathsf{GPTMTBMR}}$ are ignored.

Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

GPTM TimerB Mode (GPTMTBMR)

Timer Timer Timer Offse	0 base: 0 1 base: 0 2 base: 0 t 0x008 R/W, rese	x4003.00 x4003.10 x4003.20	000 000		,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1	1	1	1	1 I	rese	rved	1			1	, ,		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I	1		res	erved						TBAMS	TBCMR	ТВ	MR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:4		reserved RO		0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
	3	3 TBAMS F		R/	W	0	GPT	M Time	rB Altern	ate Mod	e Select	I				
								The	TBAMS	values a	re define	d as foll	ows:			
								Valu	ue Desc	ription						
								0	Capt	ure mod	e is enal	oled.				
								1	PWN	1 mode i	s enable	d.				
									Note				de, you m R field to	nust also 0x2.	clear the	TBCMR
	2		TBCI	MR	R/	W	0	GPT	M Time	rB Captu	ire Mode					
								The	TBCMR	values a	re define	d as foll	ows:			
								Valu	ue Desc	ription						
								0	Edge	e-Count r	node					
								1	Edge	e-Time m	ode					

Bit/Field	Name	Туре	Reset	Description
1:0	TBMR	R/W	0x0	GPTM TimerB Mode
				The TEMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register.
				In 16-bit timer configuration, these bits control the 16-bit timer modes for TimerB.
				In 32-bit timer configuration, this register's contents are ignored and GPTMTAMR is used.

GPTM Control (GPTMCTL)

Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall and the output trigger. The output trigger can be used to initiate transfers on the ADC module.

Timer Timer Offse	r1 base: 0 r2 base: 0 t 0x00C	0x4003.00 0x4003.10 0x4003.20 et 0x0000	000 000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
								rese	erved						· ·			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	reserved	TBPWML	TBOTE	reserved	TBE	/ENT	TBSTALL	TBEN	reserved	TAPWML	TAOTE	RTCEN	TAEV	/ENT	TASTALL	TAEN		
Type Reset	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
10001	Ū	0	Ū	Ū	0		Ū	0	Ū	0	Ū	0	0	Ū	Ũ	°		
B	8it/Field		Nan	ne	Ту	ре	Reset	Des	cription									
	31:15		reser	ved	R	RO		com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	14		TBPW	ML	R/	W	0	GP ⁻	TM Time	rB PWM	Output I	_evel						
					R/W			The	TBPWML	values a	are defin	ed as fo	llows:					
								Val	ue Desc	ription								
								0) Outp	ut is una	ffected.							
								1	Outp	ut is inve	erted.							
	13		тво	TE	R/	W	0	GP ⁻	TM Time	rB Outpu	t Trigge	r Enable						
								The	TBOTE	/alues ar	e define	d as follo	ows:					
								Val	ue Desc	ription								
								0) The	output Ti	merB A[DC trigge	er is disal	bled.				
								1	The	output Ti	merB A[DC trigge	er is enat	oled.				
															ected as a e page 24	00		
	12		reser	ved	R	0	0	com	npatibility		ire prodi	ucts, the	value of	a reserv	t. To prov ved bit sh			

Bit/Field	Name	Туре	Reset	Description
11:10	TBEVENT	R/W	0x0	GPTM TimerB Event Mode
				The TBEVENT values are defined as follows:
				Value Description
				0x0 Positive edge
				0x1 Negative edge
				0x2 Reserved
				0x3 Both edges
9	TBSTALL	R/W	0	GPTM TimerB Stall Enable
				The TBSTALL values are defined as follows:
				Value Description
				0 TimerB stalling is disabled.
				1 TimerB stalling is enabled.
8	TBEN	R/W	0	GPTM TimerB Enable
				The TBEN values are defined as follows:
				Value Description
				0 TimerB is disabled.
				1 TimerB is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	TAPWML	R/W	0	GPTM TimerA PWM Output Level
				The TAPWML values are defined as follows:
				Value Description
				0 Output is unaffected.
				1 Output is inverted.
5	TAOTE	R/W	0	GPTM TimerA Output Trigger Enable
				The TAOTE values are defined as follows:
				Value Description
				0 The output TimerA ADC trigger is disabled.
				1 The output TimerA ADC trigger is enabled.
				In addition, the ADC must be enabled and the timer selected as a trigger source with the EMn bit in the ADCEMUX register (see page 242).

Bit/Field	Name	Туре	Reset	Description
4	RTCEN	R/W	0	GPTM RTC Enable
				The RTCEN values are defined as follows:
				Value Description
				0 RTC counting is disabled.
				1 RTC counting is enabled.
3:2	TAEVENT	R/W	0x0	GPTM TimerA Event Mode
				The TAEVENT values are defined as follows:
				Value Description
				0x0 Positive edge
				0x1 Negative edge
				0x2 Reserved
				0x3 Both edges
1	TASTALL	R/W	0	GPTM TimerA Stall Enable
				The TASTALL values are defined as follows:
				Value Description
				0 TimerA stalling is disabled.
				1 TimerA stalling is enabled.
0	TAEN	R/W	0	GPTM TimerA Enable
				The TAEN values are defined as follows:
				Value Description
				0 TimerA is disabled.
				1 TimerA is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.

Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

GPTM Interrupt Mask (GPTMIMR) Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x018 Type R/W, reset 0x0000.0000 31 30 29 28 27 25 24 23 22 20 19 16 26 21 18 17 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RTCIM reserved CBEIM CBMIM твтоім reserved CAEIM CAMIM TATOIM R/W R/W R/W R/W RO RO RO RO RO R/W RO RO RO RO R/W R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Reset Description Type RO 0x00 Software should not rely on the value of a reserved bit. To provide 31:11 reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 10 CBEIM R/W 0 GPTM CaptureB Event Interrupt Mask The CBEIM values are defined as follows: Value Description 0 Interrupt is disabled. Interrupt is enabled. 1 CBMIM R/W 9 0 GPTM CaptureB Match Interrupt Mask The CBMIM values are defined as follows: Value Description Interrupt is disabled. 0 1 Interrupt is enabled. 8 TBTOIM R/W 0 GPTM TimerB Time-Out Interrupt Mask The TBTOIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled. 7:4 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
3	RTCIM	R/W	0	GPTM RTC Interrupt Mask The RTCIM values are defined as follows:
				Value Description0 Interrupt is disabled.1 Interrupt is enabled.
2	CAEIM	R/W	0	 GPTM CaptureA Event Interrupt Mask The CAEIM values are defined as follows: Value Description Interrupt is disabled. Interrupt is enabled.
1	CAMIM	R/W	0	 GPTM CaptureA Match Interrupt Mask The CAMIM values are defined as follows: Value Description Interrupt is disabled. Interrupt is enabled.
0	ΤΑΤΟΙΜ	R/W	0	 GPTM TimerA Time-Out Interrupt Mask The TATOIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled.

Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

GPTM Raw Interrupt Status (GPTMRIS)

Timer0 base: 0x4003.0000
Timer1 base: 0x4003.1000
Timer2 base: 0x4003.2000
Offset 0x01C
Type RO, reset 0x0000.0000

туре	24			20	07	26	05	24	22	22	01	20	10	10	47	10		
ſ	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
								reser										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1			
			reserved			CBERIS	CBMRIS	TBTORIS		resei			RTCRIS	CAERIS	CAMRIS	TATORIS		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
В	sit/Field		Nam	e	τv	/pe	Reset	Desc	cription									
5			Ham	0	.,	20	10000	2000										
	31:11		reserv	red	R	80	0x00		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should									
									preserved across a read-modify-write operation.									
								•	CDTM Conture Event Pow Interrust									
	10		CBER	RIS	R	80	0	GPT	GPTM CaptureB Event Raw Interrupt									
								This	This is the CaptureB Event interrupt status prior to masking.									
	9		CBMF	ยร	R	RO		GPT	M Cant	ureB Mat	ch Raw	Interrun	t					
	U U		02		•									ior to ma	akina			
								1115	This is the CaptureB Match interrupt status prior to masking.									
	8		TBTO	RIS	R	0	0	GPT	GPTM TimerB Time-Out Raw Interrupt									
								This	is the T	imerB tin	ne-out in	terrupt s	status pri	ior to ma	sking.			
	7:4		rocon	od		0	0x0	Soft	wara ah	ould not r	oly on th		of a rea	on and hit	To prov	ido		
	7.4		reserv	eu		0	0.00			ould not r with futu								
										cross a re	•							
	3		RTCR	แร	R	0	0	GPT	MRTC	Raw Inte	rrupt							
	-				-		-			RTC Even	•	nt etatus	nrior to	masking				
								1113	is the r			pi statut		maaking	j.			
	2		CAER	RIS	R	0	0	GPT	M Capt	ureA Eve	nt Raw	Interrupt	t					
								This	is the C	CaptureA	Event in	terrupt s	status pri	ior to ma	sking.			
	1		CAMF	RIS	R	0	0	GPT	M Capt	ureA Mat	ch Raw	Interrup	t					
									•	aptureA		•		ior to me	skina			
															.oning.			
	0		TATOF	RIS	R	0	0	GPT	M Time	rA Time-0	Out Raw	Interru	ot					
								This	the Tim	erA time-	-out inte	rrupt sta	tus prior	to mask	ing.			

Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

r1 base: 0 r2 base: 0 t 0x020	x4003.1 x4003.2	000 000	·		·										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				1			rese	rved			-				
RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ľ		reserved			CBEMIS	CBMMIS	TBTOMIS	1	rese	rved	i	RTCMIS	CAEMIS	CAMMIS	TATOMIS
RO	RO	RO	RO	RO	RO	RO	RO 0	RO	RO	RO	RO	RO 0	RO	RO	RO 0
Ū	0	Ū	0	0	0	0	0	0	0	0	0	Ū	0	Ū	0
Bit/Field		Nam	е	Ту	ре	Reset	Des	Description							
31:11		reserv	red	R	0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.							
10		CBEM	lis	R	0	0	GPT	GPTM CaptureB Event Masked Interrupt							
							This	is the C	aptureB	event in	terrupt s	tatus afte	er maski	ng.	
9		CBMM	/IS	R	0	0	GPT	M Captu	ureB Mat	ch Masł	ked Inter	rupt			
							This	This is the CaptureB match interrupt status after masking.							
8		TBTOM	MIS	R	0	0	GPT	GPTM TimerB Time-Out Masked Interrupt							
							This	is the Ti	imerB tin	ne-out in	nterrupt s	status aft	er maski	ing.	
7:4		reserv	red	R	0	0x0	com	patibility	with futu	ire prodi	ucts, the	value of	a reserv	•	
3		RTCM	1IS	R	0	0	GPT	MRTC	Masked	Interrup	t				
							This	is the R	TC even	t interru	pt status	after ma	isking.		
2		CAEM	1IS	R	0	0	GPT	M Captu	ureA Eve	ent Mask	ed Inter	rupt			
							This	is the C	aptureA	event in	terrupt s	tatus afte	er maski	ng.	
1		CAMM	/IS	R	0	0	GPT	M Captu	ureA Mat	ch Masł	ked Inter	rupt			
							This	is the C	aptureA	match ir	nterrupt	status aft	er mask	ing.	
0		TATON	ЛIS	R	0	0	GPT	M Time	A Time-	Out Mas	ked Inte	rrupt			
					This is the TimerA time-out interrupt status after masking.						ing.				
	r1 base: 0 12 base: 0 12 base: 0 RO, reset 31 RO 0 15 RO 0 15 RO 0 31:11 10 9 8 8 7:4 3 2 1	r1 base: 0x4003.1 r2 base: 0x4003.2 t 0x020 RO, reset 0x0000 31 30 RO RO 0 15 14 RO RO 0 15 14 RO 0 0 8 it/Field 31:11 10 9 8 8 7:4 3 2 1	RO, reset 0x0000.0000 31 30 29 RO RO RO O 15 14 13 reserved RO RO RO 0 0 0 Bit/Field Nam 31:11 reserved 9 CBEM 9 CBEM 7:4 reserved 3 RTCM 2 CAEM 1 CAMM	11 base: 0x4003.2000 2 base: 0x4003.2000 31 30 29 28 RO, reset 0x0000.0000 15 14 13 12 reserved RO RO RO 0 15 14 13 12 reserved RO RO RO 0 31:11 reserved 10 CBEMIS 9 CBMMIS 8 TBTOMIS 8 TBTOMIS 3 RTCMIS 2 CAEMIS 1 CAEMIS 1 CAEMIS 1 1	r1 base: 0x4003.2000 r2 base: 0x4003.2000 RO, reset 0x0000.0000 31 30 29 28 27 RO RO RO RO RO RO 0 0 0 0 0 11 reserved RO RO RO RO RO 0 0 0 0 0 0 15 14 13 12 11 reserved RO RO RO RO RO 0 0 0 0 0 31:11 reserved RI 10 CBEMIS RI 9 CBMMIS RI 8 TBTOMIS RI 3 RTCMIS RI 2 CAEMIS RI 1 CAMMIS RI	11 base: 0x4003.1000 22 base: 0x4003.2000 31 30 29 28 27 26 RO RO RO RO RO RO RO 15 14 13 12 11 10 Image: reserved CBEMIS RO RO RO RO RO 0 0 0 0 0 0 15 14 13 12 11 10 Image: reserved CBEMIS RO RO RO RO RO 31:11 reserved RO RO RO 10 CBEMIS RO RO RO 9 CBMMIS RO RO RO 3 TBTOMIS RO RO RO 3 RTCMIS RO RO RO 1 CAEMIS RO RO RO	r1 base: 0x4003.1000 2 base: 0x4003.2000 31 30 29 28 27 26 25 R0 R0 R0 R0 R0 R0 0 0 0 15 14 13 12 11 10 9 reserved CBEMIS CBEMIS R0 R0 R0 R0 R0 R0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 reserved R0 R0 R0 R0 R0 80///Field Name Type Reset 31:11 reserved RO 0x00 10 CBEMIS RO 0 0 0 0 0 9 CBMMIS RO 0 0 0 0 0 11 reserved RO 0x0 0 0 0 0 3 RTCMIS RO 0 0 0	11 base: 0x4003.2000 10000 31 30 29 28 27 26 25 24 RO RO	11 base: 0x4003.2000 31 30 29 28 27 26 25 24 23 RO, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 RO RO	These: Control of the control of th	11 base: bx4003.2000 29 28 27 26 25 24 23 22 21 Ro, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 RO, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 RO, reserved RO RO	11 base: 0x4003: 1000 200 28 27 26 25 24 23 22 21 20 RO, reset 0x0000: 0000 31 30 29 28 27 26 25 24 23 22 21 20 RO, reset 0x0000: 0000 31 30 29 28 27 26 25 24 23 22 21 20 RO, reset 0x0000: 0000 0 <td><pre>rt base: 0x4003 1000 10x020 RO, reset 0x40000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 reserved RO, reset 0x4000 .0000 15 14 13 12 11 10 9 8 7 6 5 4 3 reserved reserved reserv</pre></td> <td>11 base: 0x4003 0000 30 29 28 27 26 25 24 23 22 21 20 19 18 RO <t< td=""><td>1 base: 0x4003.1000 29 28 27 28 25 24 23 22 21 20 19 18 17 1 0x20 70 80 R0 R0</td></t<></td>	<pre>rt base: 0x4003 1000 10x020 RO, reset 0x40000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 reserved RO, reset 0x4000 .0000 15 14 13 12 11 10 9 8 7 6 5 4 3 reserved reserved reserv</pre>	11 base: 0x4003 0000 30 29 28 27 26 25 24 23 22 21 20 19 18 RO RO <t< td=""><td>1 base: 0x4003.1000 29 28 27 28 25 24 23 22 21 20 19 18 17 1 0x20 70 80 R0 R0</td></t<>	1 base: 0x4003.1000 29 28 27 28 25 24 23 22 21 20 19 18 17 1 0x20 70 80 R0 R0

GPTM Masked Interrupt Status (GPTMMIS)

Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

Timer Timer Timer Offse	TM Inter r0 base: 0 r1 base: 0 r2 base: 0 t 0x024 W1C, res	x4003.0 x4003.1 x4003.2	000 000	TMICR)														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	ľ		· ·			•		rese	rved					1		·			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	ľ		reserved			CBECINT	CBMCINT	TBTOCINT		rese	rved		RTCCINT	CAECINT	CAMCINT	TATOCINT			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0			
B	Bit/Field		Nam	e	Ту	/pe	Reset	Description											
	31:11		reserv	ed	R	8O	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
	10		CBECI	NT	W	1C	0	GPT	M Capt	ureB Eve	ent Interr	upt Clea	ar						
								The	CBECIN	T values	are defi	ned as	follows:						
Value Description							rintion												
								van 0			is unaffe	cted							
								0 The interrupt is unaffected.1 The interrupt is cleared.											
	9		CBMC	INT	W	1C	0	GPT	M Capt	ureB Mat	ch Interr	upt Cle	ar						
								The	CBMCIN	T values	are defi	ned as	follows:						
								Valı	ue Desc	ription									
								0		nterrupt	is unaffe	cted.							
								1		nterrupt									
	8		TBTOC	INT	W	1C	0	GPT	M Time	B Time-	Out Inter	rupt Cle	ear						
								The	TBTOCI	NT value	es are de	fined a	s follows	:					
								Valu	ue Desc	ription									
								0	The i	nterrupt	is unaffe	cted.							
								1	The i	nterrupt	is cleare	d.							
	7:4		reserv	ed	R	0	0x0	Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation.											

Bit/Field	Name	Туре	Reset	Description
3	RTCCINT	W1C	0	GPTM RTC Interrupt Clear The RTCCINT values are defined as follows:
				Value Description0 The interrupt is unaffected.1 The interrupt is cleared.
2	CAECINT	W1C	0	 GPTM CaptureA Event Interrupt Clear The CAECINT values are defined as follows: Value Description The interrupt is unaffected. The interrupt is cleared.
1	CAMCINT	W1C	0	GPTM CaptureA Match Raw Interrupt This is the CaptureA match interrupt status after masking.
0	TATOCINT	W1C	0	GPTM TimerA Time-Out Raw Interrupt The TATOCINT values are defined as follows:
				Value Description 0 The interrupt is unaffected.

1 The interrupt is cleared.

Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028

This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM TimerB Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

Timer Offse	1 base: 0 2 base: 0 t 0x028 R/W, rese)x4003.2	000	6-bit mode	e) and 0xF	FFF.FF	FFF (32-bit mo	ode)								
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			T	1	 		1 1	TAI	LRH		1	1	1	1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W 1	R/W	R/W	R/W
Reset	0	1	1	0	1	0	1	1	1	1	0	1	1	1	1	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	1	· ·			TAI	LRL		8	1	1 1	1	1	•
Туре	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W
Reset	1	1	I	1	1	1	I	1	I	1		1	'			I
	it/Field 31:16		Nan TAILI		Tyj R/	W	Reset 0xFFFF	GP ⁻	cription TM Time	rA Interv	al Load	Register	High			
							32-bit mode 0x0000 16-bit mode	Tim	en config erB Inte e. A read	rval Loa	d (GPT	MTBILR) register	r loads th	nis value	
									6-bit moo e of GPT	,		ls as 0 ar	nd does	not have	an effec	ct on the
	15:0		TAIL	RL	R/	W	0xFFFF	GP ⁻	TM Time	rA Interv	al Load	Register	Low			
									both 16- erA. A re			•	0			iter for

GPTM TimerA Interval Load (GPTMTAILR)

Timer0 base: 0x4003.0000

Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C

This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of TimerB and ignores writes.

GPTM TimerB Interval Load (GPTMTBILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x02C Type R/W, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1			r r	rese	erved		r				1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	•				TBI	ILRL		1			1	1	'
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	С	0x0000	com	npatibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	15:0		TBIL	RL	R/	W	0xFFFF	GP	TM Time	rB Interv	al Load	Register				
												gured as		-		

When the GPTM is not configured as a 32-bit timer, a write to this field updates **GPTMTBILR**. In 32-bit mode, writes are ignored, and reads return the current value of **GPTMTBILR**.

Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

Timer Timer Offse	r0 base: 0 r1 base: 0 r2 base: 0 t 0x030 R/W, rese)x4003.10)x4003.20	000 000	6-bit mod	e) and Oxf	FFF.FFI	⁻ F (32-bit n	node)								
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•	1		1		TAN	MRH	•	•	•		1		•
Type Reset	R/W 0	R/W 1	R/W 1	R/W 0	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	•		•		TAI	MRL	•	•	•		•		•
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
B	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:16		TAM	RH	R/		0xFFFF		TM Time	rA Match	n Registe	er High				
							32-bit mod 0x0000 16-bit mod	′Who le) GP	en config TMCFG I TMTAR,	register,	this valu	e is com	pared to	,		
									6-bit moo e of GPT			s as 0 a	nd does	not have	an effeo	ct on the
	15:0		TAM	RL	R/	W	0xFFFF	GP	TM Time	rA Match	n Registe	er Low				
								GP ⁻	en config TMCFG I TMTAR,	register,	this valu	e is com	pared to	,		
									en config ermines t					•	GPTM ⁻	TAILR,
								GP ⁻ num	en config FMTAILF aber of er us this va	R , determ dge ever	nines hov	v many e	edge eve	nts are c	ounted.	

Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034

This register is used in 16-bit PWM and Input Edge Count modes.

Timer Timer Timer Offse	0 base: (1 base: (2 base: (t 0x034	erB Ma 0x4003.00 0x4003.10 0x4003.20 et 0x0000	000 000 000	TMTBN	/ATCHF	R)										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[I	Ì	1		i i	rese	rved	1		1	i I	ì	Í	Î
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	1	1	<u> </u>		1 1	TBI	MRL	1		1	1	1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	it/Field 31:16		Nan reser		Tyj Ri		Reset 0x0000	Soft corr	npatibility	with futu	ure prod	ucts, the	of a res value of operation	a reserv	•	
	15:0		TBM	IRL	R/	W	0xFFFF	GP ⁻	TM Time	rB Match	n Registe	er Low				
										•		-	s value a ut PWM	•	n GPTM	TBILR,
								GP num	TMTBIL	R , determ dge ever	nines how	v many e	de, this v edge ever jual to the	nts are c	ounted.	

November 14, 2008

Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerA Prescale (GPTMTAPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x038 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		т т	, ,			1 1	rese	rved	1			1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ			resei	ved					I		TAF	rSR	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	e	Ту	be	Reset	Des	cription							
	Bit/Field Name 31:8 reserved		ved	R	C	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•		
	7:0		TAPS	ŝR	R/	N	0x00	GP1	TM Time	rA Presc	ale					
									register ie registe		s value o	on a write	. A read	returns	the curre	nt value

Refer to Table 9-2 on page 171 for more details and an example.

Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerB Prescale (GPTMTBPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x03C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1				1 1	rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							TBF	' 'SR			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	e	Ту	pe	Reset	Des	cription							
	31:8		reserv	red	R	0	0x00		ware sho						•	
									patibility erved ac		•				'ed dit sr	iould be
	7:0		TBPS	ŝR	R/	W	0x00	GP1	M Timer	B Presc	ale					
									register		s value o	on a write	e. A read	returns t	he curre	nt value

Refer to Table 9-2 on page 171 for more details and an example.

Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register effectively extends the range of **GPTMTAMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerA Prescale Match (GPTMTAPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x040 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1					rese	erved			1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved							TAP	I SMR	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served a	with futu	ure prod	ucts, the	value of	a reserv		
	7:0		TAPSI	MR	R/	W	0x00	GPT	TM Time	rA Presc	ale Mato	ch				
								This	s value is	used al	ongside	GPTMT/	AMATCI	HR to de	tect time	r match

events while using a prescaler.

Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register effectively extends the range of **GPTMTBMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerB Prescale Match (GPTMTBPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x044 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	r 1				г г	rese	erved					1	1	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved							TBP	SMR	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_					_		_	_								
E	Bit/Field		Nam	e	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	Soft	ware sho	ould not	relv on t	he value	of a res	erved bit	. To prov	/ide
	0.110					•	ence	com		with futu	ire prodi	ucts, the	value of	f a reserv	•	
	7:0		TBPS	MR	R/	W	0x00	GPT	TM Time	rB Presc	ale Mato	ch				
								This	s value is	used al	ongside	GPTMT	вматс	HR to de	tect time	r match

This value is used alongside **GPTMTBMATCHR** to detect timer match events while using a prescaler.

Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

Timer Timer Timer Offse	M Time 0 base: 0x 1 base: 0x 2 base: 0x t 0x048 RO, reset	(4003.00 (4003.10 (4003.20	00 00 00) and 0xFl	FFF.FF	FF (32-bit moc	le)								
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[r		r i				1 1	T/	ARH		r	ì	1 I	r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	1	1	0	1	0	1	1	1	1	0	1	1	1	1	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I							T	ARL		1	1		1	1	'
Type Reset	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
B	it/Field		Nam	e	Ту	ре	Reset	Des	scription							
	31:16		TAR	Η	R		0xFFFF (32-bit mode 0x0000 (16-bit mode) Ifth	TM Timer ne GPTM TMCFG is	CFG is i	n a 32-b	it mode,			read. If ti	he
	15:0		TAR	L	R	0	0xFFFF	GP	TM Timer	A Regis	ter Low					
								exc	ead returr ept in Inp last edge	ut Edge						-

Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

GP1	M Tim	nerB (G	РТМТВ	R)												
Timer Timer Offse	1 base: 2 base: t 0x04C	0x4003. 0x4003. 0x4003.	1000 2000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	T	ſ	1		1 1	rese	rved	1	1	1	r 1		i	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	1		1 1	TB	RL	1	1	1	r 1		1	
Type Reset	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO
	' Bit/Field		Na		Ту	·	Reset	·	cription	I	I	·	I	I	I	1
	31:16		rese	rved	R	0	0x0000	com	patibility	ould not y with futu cross a r	ure prod	ucts, the	value of	a reser	•	vide hould be
	15:0		ТВ	RL	R	0	0xFFFF	GPT	M Time	erB						
								exce	ept in In	ns the cu put Edge e event.						Register , mp from

10 Watchdog Timer

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.


The Stellaris[®] Watchdog Timer module has the following features:

- 32-bit down counter with a programmable load register
- Separate watchdog clock with an enable
- Programmable interrupt generation logic with interrupt masking
- Lock register protection from runaway software
- Reset generation logic with an enable/disable
- User-enabled stalling when the controller asserts the CPU Halt flag during debug

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

10.1 Block Diagram





10.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the WDTLOAD register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

10.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the WDTLOAD register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

10.4 Register Map

Table 10-1 on page 205 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x4000.0000.

Offset	Name	Туре	Reset	Description	See page
0x000	WDTLOAD	R/W	0xFFFF.FFFF	Watchdog Load	207
0x004	WDTVALUE	RO	0xFFFF.FFFF	Watchdog Value	208
0x008	WDTCTL	R/W	0x0000.0000	Watchdog Control	209
0x00C	WDTICR	WO	-	Watchdog Interrupt Clear	210
0x010	WDTRIS	RO	0x0000.0000	Watchdog Raw Interrupt Status	211
0x014	WDTMIS	RO	0x0000.0000	Watchdog Masked Interrupt Status	212
0x418	WDTTEST	R/W	0x0000.0000	Watchdog Test	213
0xC00	WDTLOCK	R/W	0x0000.0000	Watchdog Lock	214
0xFD0	WDTPeriphID4	RO	0x0000.0000	Watchdog Peripheral Identification 4	215
0xFD4	WDTPeriphID5	RO	0x0000.0000	Watchdog Peripheral Identification 5	216
0xFD8	WDTPeriphID6	RO	0x0000.0000	Watchdog Peripheral Identification 6	217
0xFDC	WDTPeriphID7	RO	0x0000.0000	Watchdog Peripheral Identification 7	218
0xFE0	WDTPeriphID0	RO	0x0000.0005	Watchdog Peripheral Identification 0	219
0xFE4	WDTPeriphID1	RO	0x0000.0018	Watchdog Peripheral Identification 1	220
0xFE8	WDTPeriphID2	RO	0x0000.0018	Watchdog Peripheral Identification 2	221

Table 10-1. Watchdog Timer Register Map


Offset	Name	Туре	Reset	Description	See page
0xFEC	WDTPeriphID3	RO	0x0000.0001	Watchdog Peripheral Identification 3	222
0xFF0	WDTPCellID0	RO	0x0000.000D	Watchdog PrimeCell Identification 0	223
0xFF4	WDTPCellID1	RO	0x0000.00F0	Watchdog PrimeCell Identification 1	224
0xFF8	WDTPCellID2	RO	0x0000.0005	Watchdog PrimeCell Identification 2	225
0xFFC	WDTPCellID3	RO	0x0000.00B1	Watchdog PrimeCell Identification 3	226

10.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.


Register 1: Watchdog Load (WDTLOAD), offset 0x000

This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.



Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.



Register 3: Watchdog Control (WDTCTL), offset 0x008


This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.

When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

Base Offse	chdog () 0x4000.0 t 0x008 R/W, rese	000	(WDTC	TL)															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	r		1			r	1 1	rese	rved				, , , , , , , , , , , , , , , , , , ,		1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Resei																			
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
							reser	ved							RESEN	INTEN			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
Bit/Field			Nam	ne	Type Reset			Description											
31:2			reserved		RO 0x0		0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
	1		RES	ΞN	R/W 0			Watchdog Reset Enable											
								The RESEN values are defined as follows:											
								Val	ue Desc	ription									
								0 Disabled.											
								1 Enable the Watchdog module reset output.											
	0		INTE	ΞN	R/	W	0	Watchdog Interrupt Enable											
								The	INTEN	alues a	e define	d as foll	ows:						
								Val	ue Desc	ription									
							0 Interrupt event disabled (once this bit is set, it can only cleared by a hardware reset).								can only	be			
								1					enabled	all writ	os aro ia	norod			
								1	men	uprever	it enable	a. Once	enabled	, an will	es are ly	noreu.			

Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.



Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

Watchdog Raw Interrupt Status (WDTRIS)

Offse	0x4000.0 t 0x010 RO, rese		0.0000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	T	1	1		т т	rese			T	1	1 1	1	r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
															WDTRIS		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	Bit/Field		Nan	Type Reset		Reset	Description										
	31:1		reser	R	0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	0		WDT	RO		0	Watchdog Raw Interrupt Status										
							Gives the raw interrupt state (prior to masking) of WDTINTR.										

.

Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

Watchdog Masked Interrupt Status (WDTMIS)

Offset	0x4000.0 t 0x014 RO, rese		0.0000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[1	1	1	1	1	rese			1	1		1	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
[1		1	1	1	1	1	reserved			1	1		1	1	WDTMIS		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
В	Bit/Field		Name		Туре		Reset	Des	Description									
31:1			reser	ved	RO 0xi		0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
	0		WDTMIS		RO		0	Wate	chdog M	g Masked Interrupt Status								
									es the marrupt.	asked in	terrupt s	tate (afte	er maskii	ng) of th	e WDTIN	ITR		

Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

Base Offse	chdog ⁻ 0x4000.0 t 0x418 R/W, rese	0000	VDTTES	ST)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1			1		rese	rved	1				1	1	'	
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved STALL reserved											Ì	Ì	'			
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	Bit/Field		Name		Type R		Reset	Des	Description								
	31:9		reserved		RO 0x00		0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	8		STA	LL	R/W		0	Wat	Watchdog Stall Enable								
						When set to 1, if the Stellaris [®] microcontroller is stopped with a debugger, the watchdog timer stops counting. Once the microcontroller is restarted, the watchdog timer resumes counting.											
	7:0		reser	RO 0x00		com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										

Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).

Base Offse	Watchdog Lock (WDTLOCK) Base 0x4000.0000 Offset 0xC00 Type R/W, reset 0x0000.0000																
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	WDTLock																
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	WDTLock																
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W 0	R/W	
	Reset 0 0 Bit/Field		o o Name		0 0 0 Type Rese		Reset		0 0 0 0 0 0 0 Description							0	
	31:0		WDTL	ock	R/	W	0x0000	Wate	chdog Lo	ock							
								A write of the value 0x1ACC.E551 unlocks the watchdog registers for write access. A write of any other value reapplies the lock, preventing any register updates.									
A read of this register returns the following values:																	

Value Description

0x0000.0001 Locked

0x0000.0000 Unlocked

0

0

0

Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

WDT Peripheral ID Register[7:0]

Watchdog Peripheral Identification 4 (WDTPeriphID4)


PID4

RO

0x00

Base 0x4000.0000 Offset 0xFD0 Type RO, reset 0x0000.0000

7:0



Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 5 (WDTPeriphID5)

Base 0x4000.0000 Offset 0xFD4 Type RO, reset 0x0000.0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 12 15 14 13 11 10 9 8 7 6 5 4 3 2 0 1 PID5 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Reset Name Туре 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 PID5 RO 0x00 WDT Peripheral ID Register[15:8]

Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 6 (WDTPeriphID6)

Base 0x4000.0000

Offset 0xFD8 Type RO, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13 12 6 4 15 14 11 10 9 8 7 5 3 2 0 1 PID6 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Reset Name Туре 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 PID6 RO 0x00 WDT Peripheral ID Register[23:16]

Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 7 (WDTPeriphID7)

Base 0x4000.0000 Offset 0xFDC Type RO, reset 0x0000.0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 12 15 14 13 11 10 9 8 7 6 5 4 3 2 0 1 PID7 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Reset Name Туре 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 PID7 RO 0x00 WDT Peripheral ID Register[31:24]

Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 0 (WDTPeriphID0)

Base 0x4000.0000 Offset 0xFE0 Type RO, reset 0x0000.0005

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 4 15 14 13 11 10 9 8 7 6 5 3 2 0 1 PID0 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 Bit/Field Description Reset Name Туре 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 PID0 RO 0x05 Watchdog Peripheral ID Register[7:0]

Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 1 (WDTPeriphID1)

Base 0x4000.0000 Offset 0xFE4 Type RO, reset 0x0000.0018

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	1		1					rese	rved			1		1	1	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			1	rese	rved						[I Pl	D1	T	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	
E	8it/Field		Nam	ne	Ту	ре	Reset	Des	cription								
	31:8 reserved			R	0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	7:0 PID1 RO 0x18			0x18	Wat	chdog P	eripheral	ID Reg	ister[15:8	3]							

November 14, 2008

Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 2 (WDTPeriphID2)

Base 0x4000.0000 Offset 0xFE8 Type RO, reset 0x0000.0018

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 12 4 15 14 13 11 10 9 8 7 6 5 3 2 0 1 PID2 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 Bit/Field Description Reset Name Туре 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 PID2 RO 0x18 Watchdog Peripheral ID Register[23:16]

Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 3 (WDTPeriphID3)

Base 0x4000.0000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			•			l		rese	rved			•		•		'	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
				rese	rved							PII	D3		•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
-	Bit/Field		Nam		т.,		Deast	Dee	oriation								
	sivrieiu		Indii	le	Ту	pe	Reset	Des	Description								
	31:8 reserved			R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		vide hould be		
	7:0 PID3 RO			0	0x01	Watchdog Peripheral ID Register[31:24]											

Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 0 (WDTPCellID0)

Base 0x4000.0000 Offset 0xFF0 Type RO, reset 0x0000.000D

~~ ~ ~~

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		, , , , , , , , , , , , , , , , , , ,		· ·	rese	rved					1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved							CII	0	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
В	Bit/Field		Nam	ie	Туј	be	Reset	Des	cription							
	31:8 reserved RC			C	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.										
	7:0 CID0 RO 0>			0x0D	Wat	Watchdog PrimeCell ID Register[7:0]										

Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 1 (WDTPCellID1)

Offse	0x4000.0 t 0xFF4 RO, reset		0.00F0													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[r		, ,				1 I	rese	erved	1	1	1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[r		1	rese	rved		1 г			1	1	CI	D1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
B	Bit/Field		Nam	ne	Ty	ре	Reset	Des	cription							
	31:8 reserved			/ed	R	С	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	7:0 CID1 RO 0xF				0xF0	Wat	chdog P	rimeCell	ID Regi	ster[15:8]					

Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 2 (WDTPCellID2)

Base 0x4000.0000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			, ,		, , , , , , , , , , , , , , , , , , ,		г г	rese	erved	1	r	1	1	1	1	,
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved		т т			1	1	CI	1 D2	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
B	Bit/Field		Nam	e	Туј	be	Reset	Des	cription							
	31:8 reserved			R	C	0x00	Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.									
	7:0 CID2 RO 0x			0x05	Wat	chdog P	rimeCell	ID Regi	ster[23:1	6]						

Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 3 (WDTPCellID3)

Offse	0x4000.0 t 0xFFC RO, reset).00B1													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1		, , , , , , , , , , , , , , , , , , ,		r r	rese	rved			1	1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		T	rese	rved		т т				ſ	CII	D3	ſ	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
E	Bit/Field		Nam	ne	Ту	be	Reset	Des	cription							
	31:8 reserved		ved	RO		0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
	7:0 CID3 RO 0xB			0xB1	Wat	chdog P	rimeCell	ID Regi	ster[31:2	4]						

11 Analog-to-Digital Converter (ADC)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number.

The Stellaris[®] ADC module features 10-bit conversion resolution and supports eight input channels, plus an internal temperature sensor. The ADC module contains four programmable sequencer which allows for the sampling of multiple analog input sources without controller intervention. Each sample sequence provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequence priority.

The Stellaris[®] ADC module provides the following features:

- Eight analog input channels
- Single-ended and differential-input configurations
- On-chip internal temperature sensor
- Sample rate of one million samples/second
- Flexible, configurable analog-to-digital conversion
- Four programmable sample conversion sequences from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
 - Controller (software)
 - Timers
 - GPIO
- Hardware averaging of up to 64 samples for improved accuracy
- Converter uses an internal 3-V reference

11.1 Block Diagram

Figure 11-1 on page 228 provides details on the internal configuration of the ADC controls and data registers.




Figure 11-1. ADC Module Block Diagram

11.2 Functional Description

The Stellaris[®] ADC collects sample data by using a programmable sequence-based approach instead of the traditional single or double-sampling approaches found on many ADC modules. Each *sample sequence* is a fully programmed series of consecutive (back-to-back) samples, allowing the ADC to collect data from multiple input sources without having to be re-configured or serviced by the controller. The programming of each sample in the sample sequence includes parameters such as the input source and mode (differential versus single-ended input), interrupt generation on sample completion, and the indicator for the last sample in the sequence.

11.2.1 Sample Sequencers

The sampling control and data capture is handled by the sample sequencers. All of the sequencers are identical in implementation except for the number of samples that can be captured and the depth of the FIFO. Table 11-1 on page 228 shows the maximum number of samples that each sequencer can capture and its corresponding FIFO depth. In this implementation, each FIFO entry is a 32-bit word, with the lower 10 bits containing the conversion result.

Sequencer	Number of Samples	Depth of FIFO
SS3	1	1
SS2	4	4
SS1	4	4
SS0	8	8

For a given sample sequence, each sample is defined by two 4-bit nibbles in the ADC Sample Sequence Input Multiplexer Select (ADCSSMUXn) and ADC Sample Sequence Control

(ADCSSCTLn) registers, where "n" corresponds to the sequence number. The ADCSSMUXn nibbles select the input pin, while the ADCSSCTLn nibbles contain the sample control bits corresponding to parameters such as temperature sensor selection, interrupt enable, end of sequence, and differential input mode. Sample sequencers are enabled by setting the respective ASENn bit in the ADC Active Sample Sequencer (ADCACTSS) register, and should be configured before being enabled.

When configuring a sample sequence, multiple uses of the same input pin within the same sequence is allowed. In the **ADCSSCTLn** register, the IEn bits can be set for any combination of samples, allowing interrupts to be generated after every sample in the sequence if necessary. Also, the END bit can be set at any point within a sample sequence. For example, if Sequencer 0 is used, the END bit can be set in the nibble associated with the fifth sample, allowing Sequencer 0 to complete execution of the sample sequence after the fifth sample.

After a sample sequence completes execution, the result data can be retrieved from the ADC Sample Sequence Result FIFO (ADCSSFIFOn) registers. The FIFOs are simple circular buffers that read a single address to "pop" result data. For software debug purposes, the positions of the FIFO head and tail pointers are visible in the ADC Sample Sequence FIFO Status (ADCSSFSTATn) registers along with FULL and EMPTY status flags. Overflow and underflow conditions are monitored using the ADCOSTAT and ADCUSTAT registers.

11.2.2 Module Control

Outside of the sample sequencers, the remainder of the control logic is responsible for tasks such as:

- Interrupt generation
- Sequence prioritization
- Trigger configuration

Most of the ADC control logic runs at the ADC clock rate of 14-18 MHz. The internal ADC divider is configured automatically by hardware when the system XTAL is selected. The automatic clock divider configuration targets 16.667 MHz operation for all Stellaris[®] devices.

11.2.2.1 Interrupts

The register configurations of the sample sequencers dictate which events generate raw interrupts, but do not have control over whether the interrupt is actually sent to the interrupt controller. The ADC module's interrupt signals are controlled by the state of the MASK bits in the **ADC Interrupt Mask (ADCIM)** register. Interrupt status can be viewed at two locations: the **ADC Raw Interrupt Status (ADCRIS)** register, which shows the raw status of the various interrupt signals, and the **ADC Interrupt Status and Clear (ADCISC)** register, which shows active interrupts that are enabled by the **ADCIM** register. Sequencer interrupts are cleared by writing a 1 to the corresponding IN bit in **ADCISC**.

11.2.2.2 Prioritization

When sampling events (triggers) happen concurrently, they are prioritized for processing by the values in the **ADC Sample Sequencer Priority (ADCSSPRI)** register. Valid priority values are in the range of 0-3, with 0 being the highest priority and 3 being the lowest. Multiple active sample sequencer units with the same priority do not provide consistent results, so software must ensure that all active sample sequencer units have a unique priority value.

11.2.2.3 Sampling Events

Sample triggering for each sample sequencer is defined in the **ADC Event Multiplexer Select** (**ADCEMUX**) register. The external peripheral triggering sources vary by Stellaris[®] family member, but all devices share the "Controller" and "Always" triggers. Software can initiate sampling by setting the SSx bits in the **ADC Processor Sample Sequence Initiate** (**ADCPSSI**) register.

Care must be taken when using the "Always" trigger. If a sequence's priority is too high, it is possible to starve other lower priority sequences.

11.2.3 Hardware Sample Averaging Circuit

Higher precision results can be generated using the hardware averaging circuit, however, the improved results are at the cost of throughput. Up to 64 samples can be accumulated and averaged to form a single data entry in the sequencer FIFO. Throughput is decreased proportionally to the number of samples in the averaging calculation. For example, if the averaging circuit is configured to average 16 samples, the throughput is decreased by a factor of 16.

By default the averaging circuit is off and all data from the converter passes through to the sequencer FIFO. The averaging hardware is controlled by the **ADC Sample Averaging Control (ADCSAC)** register (see page 249). There is a single averaging circuit and all input channels receive the same amount of averaging whether they are single-ended or differential.

11.2.4 Analog-to-Digital Converter

The converter itself generates a 10-bit output value for selected analog input. Special analog pads are used to minimize the distortion on the input. An internal 3 V reference is used by the converter resulting in sample values ranging from 0x000 at 0 V input to 0x3FF at 3 V input when in single-ended input mode.

11.2.5 Differential Sampling

In addition to traditional single-ended sampling, the ADC module supports differential sampling of two analog input channels. To enable differential sampling, software must set the Dn bit in the **ADCSSCTLOn** register in a step's configuration nibble.

When a sequence step is configured for differential sampling, its corresponding value in the **ADCSSMUXn** register must be set to one of the four differential pairs, numbered 0-3. Differential pair 0 samples analog inputs 0 and 1; differential pair 1 samples analog inputs 2 and 3; and so on (see Table 11-2 on page 230). The ADC does not support other differential pairings such as analog input 0 with analog input 3. The number of differential pairs supported is dependent on the number of analog inputs (see Table 11-2 on page 230).

Table 11-2. Differential Sampling Pairs

Differential Pair	Analog Inputs
0	0 and 1
1	2 and 3
2	4 and 5
3	6 and 7

The voltage sampled in differential mode is the difference between the odd and even channels:

 ΔV (differential voltage) = V_{IN EVEN} (even channels) – V_{IN ODD} (odd channels), therefore:


• If $\Delta V = 0$, then the conversion result = 0x1FF

- If $\Delta V > 0$, then the conversion result > 0x1FF (range is 0x1FF–0x3FF)
- If $\Delta V < 0$, then the conversion result < 0x1FF (range is 0–0x1FF)

The differential pairs assign polarities to the analog inputs: the even-numbered input is always positive, and the odd-numbered input is always negative. In order for a valid conversion result to appear, the negative input must be in the range of \pm 1.5 V of the positive input. If an analog input is greater than 3 V or less than 0 V (the valid range for analog inputs), the input voltage is clipped, meaning it appears as either 3 V or 0 V, respectively, to the ADC.

Figure 11-2 on page 231 shows an example of the negative input centered at 1.5 V. In this configuration, the differential range spans from -1.5 V to 1.5 V. Figure 11-3 on page 232 shows an example where the negative input is centered at -0.75 V, meaning inputs on the positive input saturate past a differential voltage of -0.75 V since the input voltage is less than 0 V. Figure 11-4 on page 232 shows an example of the negative input centered at 2.25 V, where inputs on the positive channel saturate past a differential voltage of 0.75 V since the input voltage would be greater than 3 V.









Figure 11-3. Differential Sampling Range, $V_{IN ODD}$ = 0.75 V





11.2.6 Test Modes

There is a user-available test mode that allows for loopback operation within the digital portion of the ADC module. This can be useful for debugging software without having to provide actual analog stimulus. This mode is available through the **ADC Test Mode Loopback (ADCTMLB)** register (see page 262).

11.2.7 Internal Temperature Sensor


The temperature sensor does not have a separate enable, since it also contains the bandgap reference and must always be enabled. The reference is supplied to other analog modules; not just the ADC.

The internal temperature sensor provides an analog temperature reading as well as a reference voltage. The voltage at the output terminal SENSO is given by the following equation:

SENSO = 2.7 - ((T + 55) / 75)

This relation is shown in Figure 11-5 on page 233.





11.3 Initialization and Configuration

In order for the ADC module to be used, the PLL must be enabled and using a supported crystal frequency (see the **RCC** register). Using unsupported frequencies can cause faulty operation in the ADC module.

11.3.1 Module Initialization

Initialization of the ADC module is a simple process with very few steps. The main steps include enabling the clock to the ADC and reconfiguring the sample sequencer priorities (if needed).

The initialization sequence for the ADC is as follows:

- 1. Enable the ADC clock by writing a value of 0x0001.0000 to the RCGC0 register (see page 91).
- If required by the application, reconfigure the sample sequencer priorities in the ADCSSPRI register. The default configuration has Sample Sequencer 0 with the highest priority, and Sample Sequencer 3 as the lowest priority.

11.3.2 Sample Sequencer Configuration

Configuration of the sample sequencers is slightly more complex than the module initialization since each sample sequence is completely programmable.

The configuration for each sample sequencer should be as follows:

- 1. Ensure that the sample sequencer is disabled by writing a 0 to the corresponding ASENn bit in the **ADCACTSS** register. Programming of the sample sequencers is allowed without having them enabled. Disabling the sequencer during programming prevents erroneous execution if a trigger event were to occur during the configuration process.
- 2. Configure the trigger event for the sample sequencer in the ADCEMUX register.
- 3. For each sample in the sample sequence, configure the corresponding input source in the **ADCSSMUXn** register.
- 4. For each sample in the sample sequence, configure the sample control bits in the corresponding nibble in the **ADCSSCTLn** register. When programming the last nibble, ensure that the END bit is set. Failure to set the END bit causes unpredictable behavior.
- 5. If interrupts are to be used, write a 1 to the corresponding MASK bit in the **ADCIM** register.
- 6. Enable the sample sequencer logic by writing a 1 to the corresponding ASENn bit in the ADCACTSS register.

11.4 Register Map

Table 11-3 on page 234 lists the ADC registers. The offset listed is a hexadecimal increment to the register's address, relative to the ADC base address of 0x4003.8000.

Offset	Name	Туре	Reset	Description	See page
0x000	ADCACTSS	R/W	0x0000.0000	ADC Active Sample Sequencer	236
0x004	ADCRIS	RO	0x0000.0000	ADC Raw Interrupt Status	237
0x008	ADCIM	R/W	0x0000.0000	ADC Interrupt Mask	238
0x00C	ADCISC	R/W1C	0x0000.0000	ADC Interrupt Status and Clear	239
0x010	ADCOSTAT	R/W1C	0x0000.0000	ADC Overflow Status	241
0x014	ADCEMUX	R/W	0x0000.0000	ADC Event Multiplexer Select	242
0x018	ADCUSTAT	R/W1C	0x0000.0000	ADC Underflow Status	245
0x020	ADCSSPRI	R/W	0x0000.3210	ADC Sample Sequencer Priority	246
0x028	ADCPSSI	WO	-	ADC Processor Sample Sequence Initiate	248
0x030	ADCSAC	R/W	0x0000.0000	ADC Sample Averaging Control	249
0x040	ADCSSMUX0	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 0	250
0x044	ADCSSCTL0	R/W	0x0000.0000	ADC Sample Sequence Control 0	252
0x048	ADCSSFIF00	RO	0x0000.0000	ADC Sample Sequence Result FIFO 0	255
0x04C	ADCSSFSTAT0	RO	0x0000.0100	ADC Sample Sequence FIFO 0 Status	256
0x060	ADCSSMUX1	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 1	257
0x064	ADCSSCTL1	R/W	0x0000.0000	ADC Sample Sequence Control 1	258
0x068	ADCSSFIF01	RO	0x0000.0000	ADC Sample Sequence Result FIFO 1	255

Table 11-3. ADC Register Map

Offset	Name	Туре	Reset	Description	See page
0x06C	ADCSSFSTAT1	RO	0x0000.0100	ADC Sample Sequence FIFO 1 Status	256
0x080	ADCSSMUX2	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 2	257
0x084	ADCSSCTL2	R/W	0x0000.0000	ADC Sample Sequence Control 2	258
0x088	ADCSSFIFO2	RO	0x0000.0000	ADC Sample Sequence Result FIFO 2	255
0x08C	ADCSSFSTAT2	RO	0x0000.0100	ADC Sample Sequence FIFO 2 Status	256
0x0A0	ADCSSMUX3	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 3	260
0x0A4	ADCSSCTL3	R/W	0x0000.0002	ADC Sample Sequence Control 3	261
0x0A8	ADCSSFIF03	RO	0x0000.0000	ADC Sample Sequence Result FIFO 3	255
0x0AC	ADCSSFSTAT3	RO	0x0000.0100	ADC Sample Sequence FIFO 3 Status	256
0x100	ADCTMLB	R/W	0x0000.0000	ADC Test Mode Loopback	262

11.5 Register Descriptions

The remainder of this section lists and describes the ADC registers, in numerical order by address offset.

Register 1: ADC Active Sample Sequencer (ADCACTSS), offset 0x000

This register controls the activation of the sample sequencers. Each sample sequencer can be enabled or disabled independently.

ADC Active Sample Sequencer (ADCACTSS)

Base 0x4003.8000 Offset 0x000 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							т т	rese	erved			1				
Туре	RO 0	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO	RO 0	RO	RO
Reset			0			0						0	0		0	0
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					L		served						ASEN3	ASEN2	ASEN1	ASEN0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Тур	be	Reset	Des	cription							
	31:4		reserved RO 0x0000.0			0x0000.000	O Software should not rely on the value of a reserved bit. To prov compatibility with future products, the value of a reserved bit sh preserved across a read-modify-write operation.									
	3		ASEN3		R/W		0	ADO	ADC SS3 Enable							
								seq		nether Sa ogic for Se						
	2		ASE	N2	R۸	N	0	ADO	C SS2 E	nable						
								seq		nether Sa ogic for Se	•				-	•
	1		ASE	N1	R/\	N	0	ADC SS1 Enable								
									Specifies whether Sample Sequencer 1 is enabled. If set, sequence logic for Sequencer 1 is active. Otherwise, the s inactive.							
	0		ASE	N0	R/\	N	0	ADO	C SS0 E	nable						
							•		nether Sa ogic for Se	•				-	•	

inactive.

Register 2: ADC Raw Interrupt Status (ADCRIS), offset 0x004

This register shows the status of the raw interrupt signal of each sample sequencer. These bits may be polled by software to look for interrupt conditions without having to generate controller interrupts.

Base Offse	0x4003.8 t 0x004 RO, reset	000	0.0000		(10)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							· ·	rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						res	erved						INR3	INR2	INR1	INR0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Nesei	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:4		reserv	ved	R	0	0x000	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv		
	3		INR	3	R	0	0	SS3	8 Raw Int	errupt S	tatus					
								ADO	bit is se CSSCTL: ing the I	3 IE bit	has com	pleted c	onversio			red by
	2		INR	2	R	0	0	SS2	Raw Int	errupt S	tatus					
								ADO	bit is se CSSCTL: ing the I	2 IE bit	has com	pleted c	onversio			red by
	1		INR	1	R	0	0	SS1	Raw Int	errupt S	tatus					
								ADO	s bit is se CSSCTL ing the I	1 IE bit	has com	pleted c	onversio			red by
	0		INR	0	R	0	0	SSC	Raw Int	errupt S	tatus					
								ADO	bit is se CSSCTL ing the I	0 IE bit	has com	pleted c	onversio			red by

Register 3: ADC Interrupt Mask (ADCIM), offset 0x008

This register controls whether the sample sequencer raw interrupt signals are promoted to controller interrupts. Each raw interrupt signal can be masked independently.

Base Offse	C Interru 0x4003.8 t 0x008 R/W, rese	000		IM)												
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved			1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
[15	14	13	12	11	10	9 I I erved	8	7	6	5	4	3 MASK3	2 MASK2	1 MASK1	0 MASK0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	Bit/Field Name Type Reset Description 31:4 reserved RO 0x000 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation. 3 MASK3 R/W 0 SS3 Interrupt Mask When set, this bit allows the raw interrupt signal from Sample Sequence															
	compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation. 3 MASK3 R/W 0 SS3 Interrupt Mask															
3 MASK3 R/W 0 SS3 Interrupt Mask														•		
									en clear, rrupt stat		us of Sar	nple Sec	quencer (3 does n	ot affect	the SS3
	2		MAS	K2	R/	W	0	SS2	2 Interrup	t Mask						
									en set, thi ADCRIS r						•	•
									en clear, rrupt stat		is of Sar	nple Sec	quencer 2	2 does n	ot affect	the SS2
	1		MAS	K1	R/	W	0	SS1	I Interrup	t Mask						
									en set, thi ADCRIS r							
									en clear, rrupt stat		is of Sar	nple Sec	quencer '	1 does n	ot affect	the SS1
	0		MAS	K0	R/	W	0	SSC) Interrup	t Mask						
									en set, thi ADCRIS r						•	
									en clear, rrupt stat		is of Sar	nple Sec	quencer () does n	ot affect	the SS0

Register 4: ADC Interrupt Status and Clear (ADCISC), offset 0x00C

This register provides the mechanism for clearing sample sequence interrupt conditions and shows the status of controller interrupts generated by the sample sequencers. When read, each bit field is the logical AND of the respective INR and MASK bits. Sample sequence nterrupts are cleared by setting the corresponding bit position. If software is polling the **ADCRIS** instead of generating interrupts, the sample sequence INR bits are still cleared via the **ADCISC** register, even if the IN bit is not set.

ADC Interrupt Status and Clear (ADCISC)

Base 0x4003.8000 Offset 0x00C Type R/W1C, reset 0x0000.0000

iype	R/W1C, r	reset 0x0	000.0000													
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1				1 1	rese	rved	1		1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei																
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							erved						IN3	IN2	IN1	INO
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
В	Bit/Field		Nam	e	Ty	ре	Reset	Des	cription							
	31:4		reserv	vod	R	\mathbf{r}	0x000	Soft	wara ch	ould not	roly on t	ho voluo	of a ros	orwod bit	To prov	/ido
	51.4		16361	leu		0	0,000			with futu						
	preserved across a read-modify-write operation. 3 IN3 R/W1C 0 SS3 Interrupt Status and Clear															
	This bit is set when both the INR3 bit in the ADCRIS register and th															ind the
										eared by	writing		rina this	hit also	cloare th	A TND 2
								bit.		carea by	witting t		ang ans	bit also		CINCS
	2		IN2	2	R/M	/1C	0	SS2	! Interrup	ot Status	and Cle	ar				
										et when b						
									K2 bit in Ne contro	the ADC oller.	IM regist	er are se	et, providi	ng a leve	l-based i	interrupt
								This bit.	s bit is cl	eared by	writing a	a 1. Clea	aring this	bit also	clears th	e INR2
								Dit.								
	1		IN1		R/W	/1C	0	SS1	Interru	ot Status	and Cle	ar				
								MAS		et when b the ADC oller.					•	
								This bit.	s bit is cl	eared by	writing a	a 1. Clea	aring this	bit also	clears th	e INR1

Bit/Field	Name	Туре	Reset	Description
0	IN0	R/W1C	0	SS0 Interrupt Status and Clear
				This bit is set when both the INR0 bit in the ADCRIS register and the MASK0 bit in the ADCIM register are set, providing a level-based interrupt to the controller.
				This bit is cleared by writing a 1. Clearing this bit also clears the $\tt INR0$ bit.

Register 5: ADC Overflow Status (ADCOSTAT), offset 0x010

This register indicates overflow conditions in the sample sequencer FIFOs. Once the overflow condition has been handled by software, the condition can be cleared by writing a 1 to the corresponding bit position.

А

ADO	C Overfle	ow Sta	tus (AD	COSTA	T)											
Base Offse	e 0x4003.8 et 0x010 R/W1C, r	000			,											
51	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	ı	I	1	1 1	rese	erved		1	1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					1		eserved						OV3	OV2	OV1	OV0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
31:4 reserved RO 0x0000.000 Software should not rely on the value compatibility with future products, the preserved across a read-modify-writ											value of	a reserv	•			
	3		OV	3	R/V	V1C	0	SS3	B FIFO O	verflow						
3 OV3 R/W1C 0 SS3 FIFO Overflow When set, this bit specifies that the FI hit an overflow condition where the FI requested. When an overflow is detect dropped.										IFO is fu	ll and a v	vrite was	6			
								This	s bit is cle	eared by	writing a	a 1.				
	2		OV	2	R/V	V1C	0	SS2	2 FIFO O	verflow						
								hit a requ	en set, th an overflo uested. V oped.	w cond	ition whe	re the F	IFO is fu	ll and a v	vrite was	6
								This	s bit is cle	eared by	writing a	a 1.				
	1		OV	1	R/V	V1C	0	SS1	I FIFO O	verflow						
1 OV1 R/W1C 0 SS1 FIFO Overflow When set, this bit specifies that the FIFO hit an overflow condition where the FIFO requested. When an overflow is detected dropped.										IFO is fu	II and a v	write was	6			
								This	s bit is cle	eared by	writing a	a 1.				
	0		OV	0	R/V	V1C	0	SSC) FIFO O	verflow						
									en set, th an overflo	•				•	•	

This bit is cleared by writing a 1.

requested. When an overflow is detected, the most recent write is

dropped.

Register 6: ADC Event Multiplexer Select (ADCEMUX), offset 0x014

The **ADCEMUX** selects the event (trigger) that initiates sampling for each sample sequencer. Each sample sequencer can be configured with a unique trigger source.

ADC Event Multiplexer Select (ADCEMUX)

	R/W, rese	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[- 1	30	29	20	1	20	1 1	24 reser		1	21	20	19	10	1	10
ype [RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	·	E	V 13	1		E	M2			E	/11			E	MO	
ype eset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
B	Bit/Field		Nam	ne	Ту	ре	Reset	Desc	cription	I						
	31:16		reser	ved	R	0	0x0	comp	patibilit	hould not ty with fut across a r	ure produ	ucts, the	value of	a reserv		
	15:12		EM	3	R/	W	0x0	SS3	Trigge	r Select						
								This	field se	elects the	trigger s	ource fo	r Sample	e Seque	ncer 3.	
								The	valid c	onfiguratio	ons for th	nis field a	are:			
								Valu	ie E	vent						
								0x0	C	Controller	(default)					
								0x1	F	Reserved						
								0x2	F	Reserved						
								0x3	F	Reserved						
								0x4	E	External (C	SPIO PB	4)				
								0x5	Т	ïmer						
	In addition, the trigger must be enabled with the $ extsf{thm:tnote}$													oled with 84).	the Tn0'	re bit iı
								0x6	F	Reserved						
								0/10								
								0x7		Reserved						
									F	Reserved Reserved						
								0x7 0x8	F F -0xE re							

Bit/Field	Name	Туре	Reset	Descriptio	n
11:8	EM2	R/W	0x0	SS2 Trigg	jer Select
				This field	selects the trigger source for Sample Sequencer 2.
				The valid	configurations for this field are:
				Value	Event
				0x0	Controller (default)
				0x1	Reserved
				0x2	Reserved
				0x3	Reserved
				0x4	External (GPIO PB4)
				0x5	Timer
					In addition, the trigger must be enabled with the TNOTE bit in the GPTMCTL register (see page 184).
				0x6	Reserved
				0x7	Reserved
				0x8	Reserved
				0x9-0xE	reserved
				0xF	Always (continuously sample)
7:4	EM1	R/W	0x0	SS1 Trigg	jer Select
					selects the trigger source for Sample Sequencer 1.
					configurations for this field are:
				Value	Event
				0x0	Controller (default)
				0x1	Reserved
				0x2	Reserved
				0x3	Reserved
				0x4	External (GPIO PB4)
				0x5	Timer
					In addition, the trigger must be enabled with the TROTE bit in the GPTMCTL register (see page 184).
				0x6	Reserved
				0x7	Reserved
				0x8	Reserved
				0x9-0xE	reserved
				0xF	Always (continuously sample)

Bit/Field	Name	Туре	Reset	Descripti	ion
3:0	EM0	R/W	0x0	SS0 Trig	ger Select
				This field	selects the trigger source for Sample Sequencer 0.
				The valio	configurations for this field are:
				Value	Event
				0x0	Controller (default)
				0x1	Reserved
				0x2	Reserved
				0x3	Reserved
				0x4	External (GPIO PB4)
				0x5	Timer
					In addition, the trigger must be enabled with the TNOTE bit in the GPTMCTL register (see page 184).
				0x6	Reserved
				0x7	Reserved
				0x8	Reserved
				0x9-0xE	reserved
				0xF	Always (continuously sample)

Register 7: ADC Underflow Status (ADCUSTAT), offset 0x018

This register indicates underflow conditions in the sample sequencer FIFOs. The corresponding underflow condition is cleared by writing a 1 to the relevant bit position.

Base Offset	Under 0x4003.8 0x018 R/W1C, r0	000	atus (A[DCUST	AT)											
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ			1		ľ		1 1	res	erved			I	1	1	1	
Type	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Г	10	14	1		11		i i eserved	0	1		5	1	UV3	UV2	UV1	UVO
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ie	Тур	be	Reset	Des	scription							
31:4 reserved RO 0x0000.000 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation. 3 UV3 R/W1C 0 SS3 FIFO Underflow When set, this bit specifies that the FIFO for Sample Sequencer 3 I																
	compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation. 3 UV3 R/W1C 0 SS3 FIFO Underflow When set, this bit specifies that the FIFO for Sample Sequencer 3															
														was		
								Thi	s bit is cle	eared by	writing a	a 1.				
	2		UV2	2	R/W	'1C	0	SS	2 FIFO U	nderflow						
								hit a req	en set, th an underf uested. T are returr	low cond he proble	dition wh	ere the	FIFO is e	empty an	nd a read	was
								Thi	s bit is cle	eared by	writing a	a 1.				
	1		UV	1	R/W	'1C	0	SS	1 FIFO U	nderflow						
								hit a req	en set, th an underf uested. T are returr	low cond he proble	dition wh	ere the	FIFO is e	empty an	nd a read	was
								Thi	s bit is cle	eared by	writing a	a 1.				
	0		UV	0	R/W	'1C	0	SS) FIFO U	nderflow						
								hit a req 0s a	en set, th an underf uested. T are returr	low cond he proble ied.	lition wh ematic re	ere the ead does	FIFO is e	empty an	nd a read	was
								Thi	s bit is cle	eared by	writing a	a 1.				

Register 8: ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020

This register sets the priority for each of the sample sequencers. Out of reset, Sequencer 0 has the highest priority, and Sequencer 3 has the lowest priority. When reconfiguring sequence priorities, each sequence must have a unique priority for the ADC to operate properly.

ADC Sample Sequencer Priority (ADCSSPRI)

Base 0x4003.8000 Offset 0x020 Type R/W, reset 0x0000.3210

.,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ			1				<u>т</u> г	rese	rved	1					1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	SS	53	rese	rved	ss	62	rese	rved	S	1 51	rese	rved	S	50
Type Reset	RO 0	RO 0	R/W 1	R/W 1	RO 0	RO 0	R/W 1	R/W 0	RO 0	RO 0	R/W 0	R/W 1	RO 0	RO 0	R/W 0	R/W 0
В	it/Field		Nam	ne	Ту	be	Reset	Des	cription							
	31:14		reserv	ved	R	С	0x0000.0	com	patibility	with futu	ure prod	he value ucts, the lify-write	value of	a reserv		
	13:12		SS	3	R/	W	0x3	SS3	8 Priority							
								ence and unic	oding of 3 is low	Sample est. The pped. Th	Sequent priorities	ncoded v cer 3. A p assigne may not o	oriority e d to the	ncoding sequenc	of 0 is hi cers mus	ghest t be
	11:10		reserv	ved	R	C	0x0	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	9:8		SS	2	R/	W	0x2	SS2	Priority							
								ence and unic	oding of 3 is low	Sample est. The pped. Th	Sequent priorities	ncoded v cer 2. A p assigne may not o	oriority e d to the	ncoding sequend	of 0 is hi cers mus	ghest t be
	7:6		reserv	ved	R	С	0x0	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		
	5:4		SS	1	R/	W	0x1	SS1	Priority							
This field contains a binary-encoded value tha encoding of Sample Sequencer 1. A priority en and 3 is lowest. The priorities assigned to the uniquely mapped. The ADC may not operate p fields are equal.											ncoding sequence	of 0 is hi cers mus	ghest t be			
	3:2		reserv	ved	R	C	0x0	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		

Bit/Field	Name	Туре	Reset	Description
1:0	SS0	R/W	0x0	SS0 Priority
				This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 0. A priority encoding of 0 is highest and 3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal.

Register 9: ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028

This register provides a mechanism for application software to initiate sampling in the sample sequencers. Sample sequences can be initiated individually or in any combination. When multiple sequences are triggered simultaneously, the priority encodings in **ADCSSPRI** dictate execution order.

ADC Processor Sample Sequence Initiate (ADCPSSI)

Base 0x4003.8000

Offset 0x028 Type WO, reset -

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		•																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
			1					rese	rved	1					1	•		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			'			res	erved			•			SS3	SS2	SS1	SS0		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	WO	WO	WO	WO		
Nesei	0	0	0	0	0	0	0	0	0	0	0	0	-	-	-	-		
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription									
	31:4		reserv	ved	R	0	0	com	patibility	with futu	ure produ	ucts, the	of a res value of operatio	a reserv				
		When set, this bit triggers sampling on Sample Sequencer 3 if the sequencer is enabled in the ADCACTSS register. Only a write by software is valid; a read of this register returns no																
				When set, this bit triggers sampling on Sample Sequencer 3 if the														
	2		SS	2	W	0	-	SS2	Initiate									
													n Sampl FSS regi		ncer 2 if	the		
									/ a write		are is va	alid; a rea	ad of this	s register	r returns	no		
	1		SS	1	W	0	-	SS1	Initiate									
													n Sampl FSS regi		ncer 1 if	the		
									/ a write		are is va	alid; a rea	ad of this	s register	r returns	no		
	0		SS	D	W	0	-	SSO	Initiate									
													n Sampl FSS regi		ncer 0 if	the		
									/ a write		are is va	alid; a rea	ad of this	s register	r returns	no		

Register 10: ADC Sample Averaging Control (ADCSAC), offset 0x030

This register controls the amount of hardware averaging applied to conversion results. The final conversion result stored in the FIFO is averaged from 2^{AVG} consecutive ADC samples at the specified ADC speed. If AVG is 0, the sample is passed directly through without any averaging. If AVG=6, then 64 consecutive ADC samples are averaged to generate one result in the sequencer FIFO. An AVG = 7 provides unpredictable results.

100	R/W, rese															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							· ·	rese	rved							
pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1					reserved	Î		I	I	i			AVG	r
pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	ie	Ту	pe	Reset	Des	cription							
31:3			reserved													
	31:3		reserv	ved	R	0 ()x0000.00	com	patibility	with fut	ure prod	ucts, the		erved bil a reserv on.		
	31:3 2:0		reserv		R ^ı R/		0x0000.00 0x0	com pres	patibility erved ad	with fut	ure produ ead-mod	ucts, the	value of	a reserv		
								com pres Harc Spec sam	patibility erved ac dware Av cifies the ples. Th	with futu cross a r veraging e amount e AVG fie	ure produced of the produced of the produced of the product of the	ucts, the dify-write ware ave ware ave	value of operation eraging the alue betw	a reserv	ed bit sl	nould I I to AE
								com pres Harc Spee sam value	patibility erved ac dware Av cifies the ples. Th	veraging e amount e AVG fie eates ur	Control control control	ucts, the dify-write ware ave ware ave	value of operation eraging the alue betw	a reservon.	ed bit sl	nould I
								com pres Harc Spee sam value	patibility erved ac dware Av cifies the ples. Th e of 7 cr ue Desc	with fut cross a r veraging amount e awount e avg fit eates ur cription	Control control control	ucts, the lify-write ware ave le any va ble resu	value of operation eraging the alue betw	a reservon.	ed bit sl	nould t
								com pres Harc Spec sam valu	patibility erved ac dware Av cifies the ples. Th e of 7 cr ue Desc No h	with futu cross a r veraging a amount e AVG fite eates ur cription ardware	Control Control t of hardweld can b predicta	ucts, the dify-write ware ave e any va ble resu npling	value of operation eraging the alue betw	a reservon.	ed bit sl	nould t
								com pres Harc Spee sam valu Valu	patibility erved ac dware Au cifies the ples. Th e of 7 cr ue Desc No h 2x ha	with futu cross a r veraging a amount e AVG fie eates ur cription ardware ardware	Control control t of hardweld can b predicta	ucts, the dify-write ware ave e any va ble resu hpling ipling	value of operation eraging the alue betw	a reservon.	ed bit sl	nould I
								com pres Harc Spec sam valu Valu 0x0	patibility erved ac dware Av cifies the ples. Th e of 7 cr ue Desc No h 2x ha 4x ha	with futures a record sector of the sector o	ure produ ead-mod Control t of hardv eld can b predicta oversam	ucts, the dify-write ware ave e any va ble resu npling pling	value of operation eraging the alue betw	a reservon.	ed bit sl	nould I
								com pres Harc Sper sam valu Valu 0x0 0x1 0x2	patibility erved ac dware Av cifies the ples. Th e of 7 cr No h 2x ha 4x ha 8x ha	with futures and the second se	ure produ ead-moo Control t of hardv eld can b apredicta oversam oversam	ucts, the dify-write ware ave e any va ble resu npling npling npling	value of operation eraging the alue betw	a reservon.	ed bit sl	nould I
								com pres Hard Spea sam valu Valu 0x0 0x1 0x2 0x3	patibility erved ac dware Av cifies the ples. Th e of 7 cr Je Desc No h 2x ha 4x ha 8x ha 16x h	with futures are cross a record a cross a	ure produ ead-mod Control t of hardveld can b apredicta oversam oversam oversam	ucts, the dify-write ware ave e any va ble resu hpling pling pling mpling	value of operation eraging the alue betw	a reservon.	ed bit sl	nould I
								com pres Hard Spec sam valu Valu 0x0 0x1 0x2 0x3 0x4	patibility erved ac dware Av cifies the ples. Th e of 7 cr Je Desc No h 2x ha 4x ha 8x ha 16x h 32x h	with futures are consistent of the constant of	ure produ ead-mod Control t of hardy eld can b predicta oversam oversam oversam	ucts, the dify-write ware ave e any va ble resu npling upling upling mpling mpling	value of operation eraging the alue betw	a reservon.	ed bit sl	nould t

ADC Sample Averaging Control (ADCSAC)

Base 0x4003.8000 Offset 0x040

Register 11: ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 0. This register is 32 bits wide and contains information for eight possible samples.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
ſ	reserved		MUX7		reserved	-	MUX6		reserved	-	MUX5		reserved	-	MUX4	-			
Type Reset	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0			
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ſ	reserved		MUX3		reserved		MUX2		reserved		MUX1		reserved		MUX0				
Type Reset	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0			
В	it/Field		Name		Туре		Reset	Des	scription										
	31		reserved		RO		0	con	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
:	30:28		MUX	(7	R/\	N	0x0	8th Sample Input Select											
								The MUX7 field is used during the eighth sample of a sequence executer with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion. The value set here indicate the corresponding pin, for example, a value of 1 indicates the input is ADC1.											
	27		reserved		RO		0	con	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
:	26:24		MUX	6	R/\	N	0x0	7th	Sample I	nput Se	lect								
								exe	cuted wit	h the sa	mple sec	quencer	venth sam . It specific igital conv	es whic	•				
	23		reserved		RO		0	con	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.										
:	22:20		MUX5		R/W		0x0	6th Sample Input Select											
								with		ple sequ	uencer. It	specifie	h sample es which o version.		•				
	19		reserv	ved	R	C	0	con	npatibility	with fut	ure produ	ucts, the	e of a rese e value of a e operation	a reserv					

ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0)

Bit/Field	Name	Туре	Reset	Description
18:16	MUX4	R/W	0x0	5th Sample Input Select
				The MUX4 field is used during the fifth sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14:12	MUX3	R/W	0x0	4th Sample Input Select
				The MUX3 field is used during the fourth sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10:8	MUX2	R/W	0x0	3rd Sample Input Select
				The MUX72 field is used during the third sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:4	MUX1	R/W	0x0	2nd Sample Input Select
				The MUX1 field is used during the second sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	MUX0	R/W	0x0	1st Sample Input Select
				The MUX0 field is used during the first sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog to digital conversion

sampled for the analog-to-digital conversion.

Register 12: ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044

This register contains the configuration information for each sample for a sequence executed with a sample sequencer. When configuring a sample sequence, the END bit must be set at some point, whether it be after the first sample, last sample, or any sample in between. This register is 32-bits wide and contains information for eight possible samples.

	t 0x044 R/W, rese	et 0x000	0.0000															
r	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	TS7	IE7	END7	D7	TS6	IE6	END6	D6	TS5	IE5	END5	D5	TS4	IE4	END4	D4		
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0		
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
В	Bit/Field			ie	Туре		Reset	Des	cription									
	31		TS7		R/W		0	8th	Sample ⁻	Temp Se	ensor Sel	ect						
									bit is us specifies					e sample	e sequen	ce and		
								Whe	en set, th	e tempe	rature se	ensor is i	read.					
								When clear, the input pin specified by the ADCSSMUX register is read.										
	30		IE7	,	R/W		0	8th Sample Interrupt Enable										
								spe end	cifies wh	ether the ample's o	e raw inte conversio	errupt sig	nal (INF MASKO I	0 bit) is	e sequen assertec ADCIM errupt.	l at the		
								Whe	en this bi	t is set, f	the raw i	nterrupt i	is assert	ed.				
								Whe	en this bi	t is clear	, the raw	interrup	ot is not a	sserted				
								It is	legal to h	ave mult	iple sam	ples with	in a sequ	ence ge	nerate int	errupts.		
	29		END)7	R/	W	0	8th Sample is End of Sequence										
								The END7 bit indicates that this is the last sample of the sequence. It is possible to end the sequence on any sample position. Samples defined after the sample containing a set END are not requested for conversion even though the fields may be non-zero. It is required that software write the END bit somewhere within the sequence. (Sample Sequencer 3, which only has a single sample in the sequence, is hardwired to have the END0 bit set.)										
								Sett	ing this t	oit indica	tes that t	this sam	ple is the	e last in t	he seque	ence.		
	28		D7		R/	W	0	8th	Sample I	Diff Inpu	t Select							
								The "i", v doe	correspo where the	onding A e paired ve a diffe	DCSSM inputs a erential o	UXx nibb re "2i and	ole must d 2i+1".	be set to The tem	entially sa the pair perature og inputs	number sensor		

ADC Sample Sequence Control 0 (ADCSSCTL0)

Base 0x4003.8000 Offset 0x044

Bit/Field	Name	Туре	Reset	Description
27	TS6	R/W	0	7th Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the seventh sample.
26	IE6	R/W	0	7th Sample Interrupt Enable Same definition as IE7 but used during the seventh sample.
25	END6	R/W	0	7th Sample is End of Sequence Same definition as END7 but used during the seventh sample.
24	D6	R/W	0	7th Sample Diff Input Select Same definition as D7 but used during the seventh sample.
23	TS5	R/W	0	6th Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the sixth sample.
22	IE5	R/W	0	6th Sample Interrupt Enable Same definition as IE7 but used during the sixth sample.
21	END5	R/W	0	6th Sample is End of Sequence Same definition as END7 but used during the sixth sample.
20	D5	R/W	0	6th Sample Diff Input Select Same definition as D7 but used during the sixth sample.
19	TS4	R/W	0	5th Sample Temp Sensor Select Same definition as TS7 but used during the fifth sample.
18	IE4	R/W	0	5th Sample Interrupt Enable Same definition as IE7 but used during the fifth sample.
17	END4	R/W	0	5th Sample is End of Sequence
16	D4	R/W	0	Same definition as END7 but used during the fifth sample. 5th Sample Diff Input Select
15	TS3	R/W	0	Same definition as D7 but used during the fifth sample. 4th Sample Temp Sensor Select
14	IE3	R/W	0	Same definition as TS7 but used during the fourth sample. 4th Sample Interrupt Enable
13	END3	R/W	0	Same definition as IE7 but used during the fourth sample. 4th Sample is End of Sequence
12	D3	R/W	0	Same definition as END7 but used during the fourth sample. 4th Sample Diff Input Select Same definition as D7 but used during the fourth sample.

Bit/Field	Name	Туре	Reset	Description
11	TS2	R/W	0	3rd Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the third sample.
10	IE2	R/W	0	3rd Sample Interrupt Enable
				Same definition as ${\tt IE7}$ but used during the third sample.
9	END2	R/W	0	3rd Sample is End of Sequence
				Same definition as $\mathtt{END7}$ but used during the third sample.
8	D2	R/W	0	3rd Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the third sample.
7	TS1	R/W	0	2nd Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the second sample.
6	IE1	R/W	0	2nd Sample Interrupt Enable
				Same definition as IE7 but used during the second sample.
5	END1	R/W	0	2nd Sample is End of Sequence
				Same definition as $\mathtt{END7}$ but used during the second sample.
4	D1	R/W	0	2nd Sample Diff Input Select
				Same definition as ${\scriptscriptstyle \mathbb{D}7}$ but used during the second sample.
3	TS0	R/W	0	1st Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable
				Same definition as IE7 but used during the first sample.
1	END0	R/W	0	1st Sample is End of Sequence
				Same definition as END7 but used during the first sample.
				Since this sequencer has only one entry, this bit must be set.
0	D0	R/W	0	1st Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the first sample.

Register 13: ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 Register 14: ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 Register 15: ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 Register 16: ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8

This register contains the conversion results for samples collected with the sample sequencer (the **ADCSSFIFO0** register is used for Sample Sequencer 0, **ADCSSFIFO1** for Sequencer 1, **ADCSSFIFO2** for Sequencer 2, and **ADCSSFIFO3** for Sequencer 3). Reads of this register return conversion result data in the order sample 0, sample 1, and so on, until the FIFO is empty. If the FIFO is not properly handled by software, overflow and underflow conditions are registered in the **ADCOSTAT** and **ADCUSTAT** registers.

ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0) Base 0x4003.8000 Offset 0x048

Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I				1 1	rese	rved					1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	rved					1		DA	TA		I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:10		reserv	ved	R	0	0x0000.0	Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit shoup preserved across a read-modify-write operation.								
	9:0		DAT	A	R	0	0x000	Con	version l	Result D	ata					

Register 17: ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C

Register 18: ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C

Register 19: ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C

Register 20: ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC

This register provides a window into the sample sequencer, providing full/empty status information as well as the positions of the head and tail pointers. The reset value of 0x100 indicates an empty FIFO. The **ADCSSFSTAT0** register provides status on FIFO0, **ADCSSFSTAT1** on FIFO1, **ADCSSFSTAT2** on FIFO2, and **ADCSSFSTAT3** on FIFO3.

ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0)

Base 0x4003.8000 Offset 0x04C

Offset 0x04C Type RO, reset 0x0000.0100

1300	110,1000		5100															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[і I		1		1 1		rese	rved	1 1		i		1	r			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
			40	10		40		•	-	•	-					•		
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		reserved		FULL		reserved		EMPTY		HP		-		TP	TR			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0		
В	Bit/Field		Nan	ne	Ту	/pe	Reset	Des	cription									
	31:13		reser	ved	R	0	0x0			ould not i					•			
										with futu					ed bit sł	nould be		
								pres	erved a	cross a re	ead-moo	dify-write	operatio	on.				
	10				-		0											
	12		FUL	-L	R	80	0	FIF) Full									
								Whe	en set, th	nis bit ind	icates th	nat the F	IFO is cu	urrently f	ull.			
	11:9		reser	ved	R	0	0x0			ould not i								
										with futu					ed bit sr	nould be		
								pres	erved a	cross a re	ead-moo	dify-write	operation	on.				
	8		EMP	TY	R	0	1	FIFC	O Empty									
								\\/ba	n oot th	in hit ind	iaataa tk	ot the F		month	moti			
								vvne	en set, ti	nis bit ind	icates tr	iat the F		urrenuy e	impty.			
	7:4		HPT	R	R	0	0x0	FIFC) Head I	Pointer								
									c									
										ntains the		t "head"	pointer ir	ndex for 1	the FIFO	, that is,		
								trie i	iext enti	ry to be w	witten.							
	3:0		TPT	R	R	0	0x0	FIFC	D Tail Po	ointer								
								Thie	field co	ntains the		t "tail" no	inter ind	lev for th		that is		
								This field contains the current "tail" pointer index for the FIFO, that is, the next entry to be read.										
									ioni onu	, 10 00 1								

Register 21: ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060

Register 22: ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 1 or 2. These registers are 16-bits wide and contain information for four possible samples. See the **ADCSSMUX0** register on page 250 for detailed bit descriptions. The **ADCSSMUX1** register affects Sample Sequencer 1 and the **ADCSSMUX2** register affects Sample Sequencer 2.

туре	R/W, rese	t 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		· ·			rese	erved				· ·			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved		MUX3		reserved		MUX2		reserved		MUX1		reserved		MUX0	
Type Reset	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0
Reser	0	0	0	Ū	0	0	Ū	0	0	U	0	0	0	0	0	0
	Bit/Field		Nam	0	Тур	20	Reset	Dos	cription							
L			Indiff	C	1 3 1		Reset	Dea	cription							
	31:15		reserv	red	R	C	0x0000		ware sho							
									npatibility served ac						ved bit sh	ould be
								pres	served ad	ioss a i	eau-mou	iny-write	operatio	11.		
	14:12		MUX	3	R/\	N	0x0	4th	Sample I	nput Se	lect					
	11		reserv	od	R	~	0	Sof	ware sho	uld not	roly on th		of a room	rund hi	t To prov	ido
	11		reserv	eu	RU	J	0		npatibility							
									served ac		•					
	10:8		MUX	` 2	R/\	٨/	0x0	3rd	Sample I	nnut So	lect					
	10.0		WOX	~	1.0.0	v	0.00	Ju	Sample I	iiput oe	iect					
	7		reserv	ed	R	C	0		ware sho							
									npatibility served ac						ved bit sh	ould be
								pres	serveu ac	1055 a 1	eau-mou	iny-write	operatio			
	6:4		MUX	1	R/\	N	0x0	2nd	Sample	Input Se	elect					
	3		reserv	hav	R	٦ ۲	0	Sof	ware sho	uld not	rely on th	م بادی م	of a rese	rvod hit	t To prov	ido
	5		16361	eu		<i>,</i>	0		patibility							
								pres	served ac	ross a r	ead-mod	lify-write	operatio	n.		
	2:0		MUX	0	R/\	N	0x0	1et	Sample I	nnut Se	lect					
	2.0		WOX		1.1.1	•	0.0	131		iput Oe	1001					

ADC Sample Sequence Input Multiplexer Select	1 (ADCSSMUX1)
--	---------------

Type R/W, reset 0x0000.0000

Register 23: ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 Register 24: ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084

These registers contain the configuration information for each sample for a sequence executed with Sample Sequencer 1 or 2. When configuring a sample sequence, the END bit must be set at some point, whether it be after the first sample, last sample, or any sample in between. These registers are 16-bits wide and contain information for four possible samples. See the **ADCSSCTL0** register on page 252 for detailed bit descriptions. The **ADCSSCTL1** register configures Sample Sequencer 1 and the **ADCSSCTL2** register configures Sample Sequencer 2.

	t 0x064 R/W, rese	et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved			•				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
B	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:16		reserv	/ed	R	0	0x0000	com	patibility	with futu	ire produ	ucts, the		a reserv	t. To prov ved bit sh	
	15		TS	3	R/	W	0	4th	Sample ⁻	Temp Se	nsor Sel	lect				
								San	ne definit	ion as T	s7 but u	sed durii	ng the fo	urth san	nple.	
	14		IE3	3	R/	W	0		Sample I	•						
													ng the fo	urth san	nple.	
	13		END)3	R/	W	0		Sample i ne definit		•		ring the f	fourth sa	imple	
	12		D3		R/	W	0		Sample I							
												ed during	g the fou	rth samp	ole.	
	11		TS2	2	R/	W	0	3rd	Sample [·]	Temp Se	nsor Se	lect				
								San	ne definit	ion as T	s7 but u	sed durii	ng the th	ird samp	ole.	
	10		IE2	2	R/	W	0		Sample I	•						
				-									ng the th	ird samp	ole.	
	9		END)2	R/	VV	0		Sample i ne definit		•		ring the f	hird san	nole	
	8		D2		R/	W	0		Sample I						.0.9	
	U		52		10		Ū					ed during	g the thir	d samol	e.	
														· · · · P* ·		

ADC Sample Sequence Control 1 (ADCSSCTL1) Base 0x4003.8000 Offset 0x064

November 14, 2008

LM3S828 Microcontroller

Bit/Field	Name	Туре	Reset	Description
7	TS1	R/W	0	2nd Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the second sample.
6	IE1	R/W	0	2nd Sample Interrupt Enable
				Same definition as $\mathtt{IE7}$ but used during the second sample.
5	END1	R/W	0	2nd Sample is End of Sequence
				Same definition as END7 but used during the second sample.
4	D1	R/W	0	2nd Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the second sample.
3	TS0	R/W	0	1st Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable
				Same definition as $\mathtt{IE7}$ but used during the first sample.
1	END0	R/W	0	1st Sample is End of Sequence
				Same definition as ${\tt END7}$ but used during the first sample.
				Since this sequencer has only one entry, this bit must be set.
0	D0	R/W	0	1st Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the first sample.

Base 0x4003.8000

Register 25: ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0

This register defines the analog input configuration for a sample executed with Sample Sequencer 3. This register is 4-bits wide and contains information for one possible sample. See the **ADCSSMUX0** register on page 250 for detailed bit descriptions.

	t 0x0A0 R/W, rese	et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1	1	,		1 1	rese	rved		r	1			1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	U	U	U	0	0	U	U	0	U	U	U	0	0	U	0	U
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		I		reserved		, , , , , , , , , , , , , , , , , , ,			1			MUX0	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	lit/Field		Nar	ne	Ту	ре	Reset	Des	cription							
				0x0000.000	O Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
	2:0		MU	X0	R/	W	0	1st :	Sample I	nput Sel	lect					

ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3)

Register 26: ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4

This register contains the configuration information for a sample executed with Sample Sequencer 3. The END bit is always set since there is only one sample in this sequencer. This register is 4-bits wide and contains information for one possible sample. See the **ADCSSCTL0** register on page 252 for detailed bit descriptions.

ADC Sample Sequence Control 3 (ADCSSCTL3)

Base 0x4003.8000

Offset 0x0A4 Type R/W, reset 0x0000.0002

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1		· · ·		1 1	rese	rved		1	1	1	1	1	
L									1				1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1		· · ·	re	served		1		1	I	TS0	IE0	END0	D0
_ L					L				L							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
В	it/Field		Nam	ne	Тур	be	Reset	Des	cription							
	31:4		reserv	/ed	R	C	0x0000.000) Soft	ware sho	ould not	rely on t	he value	of a res	erved bit	t. To prov	ride
								com	patibility	with fut	ure prod	ucts, the	value of	a reserv	ed bit sh	ould be
								pres	served ad	cross a r	ead-mod	dify-write	operatio	on.		
	3		TS)	R/\	Ν	0	1st	Sample 1	Temp Se	ensor Se	lect				
								San	ne definit	ion as т	s7 but u	sed duri	na the fir	st samp	le.	
													0	•		
	2		IEC)	R/\	Ν	0	1st	Sample I	nterrupt	Enable					
								San	ne definit	ion as I	E7 but u	sed duri	na the fir	st samp	le.	
													0			
	1		END	00	R/\	Ν	1	1st	Sample i	s End of	f Sequer	ice				
								San	ne definit	ion as E	ND7 but	used du	rina the f	first sam	ple	
													0			
								Sind	ce this se	quence	r has onl	y one er	ntry, this I	bit must	be set.	
	0		D0		R/\	N	0	1st	Sample [Diff Input	t Select					
	-		20				-					a al al col	41 C			
								San	ne definit	ion as D	7 but us	ed during	g the firs	t sample		

Register 27: ADC Test Mode Loopback (ADCTMLB), offset 0x100

This register provides loopback operation within the digital logic of the ADC, which can be useful in debugging software without having to provide actual analog stimulus. This test mode is entered by writing a value of 0x0000.0001 to this register. When data is read from the FIFO in loopback mode, the read-only portion of this register is returned.

Base Offset	0x4003.8 0x100 R/W, rese	000	0.0000		IVILD)											
_	31	30	29	28	27	26	25	24	23	22	2 21	20	19	18	17	16
			1					rese	erved	1	l	1			'	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R(0		RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'			'				reserved				•	1	•	•	LB
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R(0		RO 0	RO 0	RO 0	RO 0	R/W 0
В	it/Field		Nam	ne	Тур	ре	Reset	Des	cription	1						
	31:1		reserv	ved	R	С	0x0000.00	com	npatibilit	ty with	not rely on future proc a read-mo	ducts, the	value of	a reserv	•	
	0		LB		R/	W	0	Loo	pback N	Mode I	Enable					
								on i prov	nput an	d uniq nple d	a loopback jue numbei lata, but ins	ring. The	ADCSSR	FIFOn re	egisters o	do not
								Bit/	Field N	lame	Descriptio	n				
								9:6	С	NT	Continuou	s Sample	Counter	-		
											Continuou counts eac provide a l	ch sample	as it pro	ocessed	. This he	lps
								5	С	ONT	Continuati	on Sampl	e Indicat	or		
											When set, For examp back-to-ba continuous	ole, if two ick, this ir	sequenc idicates	ers were	e to run	
								4	D	NFF	Differentia	I Sample	Indicator			
											When set,	indicates	that this	is a diff	erential	sample.
								3	Т	S	Temp Sen	sor Samp	le Indica	tor		
											When set, sample.	indicates	that this	is a terr	perature	esensor
								2:0	N	1UX	Analog Inp	out Indicat	or			
											Indicates v	vhich ana	log input	t is to be	e sample	d.

ADC Test Mode Loopback (ADCTMLB)


12 Universal Asynchronous Receivers/Transmitters (UARTs)

Each Stellaris[®] Universal Asynchronous Receiver/Transmitter (UART) has the following features:

- Two fully programmable 16C550-type UARTs
- Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable baud-rate generator allowing speeds up to 3.125 Mbps
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- False-start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation

12.1 Block Diagram

Figure 12-1. UART Module Block Diagram



12.2 Functional Description

Each Stellaris[®] UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.


The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 280). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

12.2.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 12-2 on page 265 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

Figure 12-2. UART Character Frame



12.2.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 276) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 277). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the BRD and *BRDF* is the fractional part, separated by a decimal place.)

BRD = BRDI + BRDF = UARTSysClk / (16 * Baud Rate)

where UARTSysClk is the system clock connected to the UART.

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control, High Byte (UARTLCRH)** register (see page 278), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- **UARTIBRD** write, **UARTFBRD** write, and **UARTLCRH** write
- **UARTFBRD** write, **UARTIBRD** write, and **UARTLCRH** write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

12.2.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 274) is asserted as soon as

data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 264).

The start bit is valid if UnRx is still low on the eighth cycle of Baud16, otherwise a false start bit is detected and it is ignored. Start bit errors can be viewed in the **UART Receive Status (UARTRSR)** register (see page 272). If the start bit was valid, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if UnRx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

12.2.4 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 270). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 278).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 274) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 282). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8, $\frac{1}{4}$, $\frac{1}{2}$, $\frac{3}{4}$, and 7/8. For example, if the $\frac{1}{4}$ option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the $\frac{1}{2}$ mark.

12.2.5 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error
- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)

Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 287).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM**) register (see page 284) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 286).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 288).

The receive timeout interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit in the **UARTICR** register.

12.2.6 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 280). In loopback mode, data transmitted on UnTx is received on the UnRx input.

12.3 Initialization and Configuration

To use the UARTs, the peripheral clock must be enabled by setting the UART0 or UART1 bits in the **RCGC1** register.

This section discusses the steps that are required to use a UART module. For this example, the UART clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit
- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 265, the BRD can be calculated:

BRD = 20,000,000 / (16 * 115,200) = 10.8507

which means that the DIVINT field of the **UARTIBRD** register (see page 276) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 277) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the UARTCTL register.
- 2. Write the integer portion of the BRD to the **UARTIBRD** register.
- 3. Write the fractional portion of the BRD to the **UARTFBRD** register.
- 4. Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- 5. Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

12.4 Register Map

Table 12-1 on page 268 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

- UART0: 0x4000.C000
- UART1: 0x4000.D000
- **Note:** The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 280) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Offset	Name	Туре	Reset	Description	See page
0x000	UARTDR	R/W	0x0000.0000	UART Data	270
0x004	UARTRSR/UARTECR	R/W	0x0000.0000	UART Receive Status/Error Clear	272
0x018	UARTFR	RO	0x0000.0090	UART Flag	274
0x024	UARTIBRD	R/W	0x0000.0000	UART Integer Baud-Rate Divisor	276
0x028	UARTFBRD	R/W	0x0000.0000	UART Fractional Baud-Rate Divisor	277
0x02C	UARTLCRH	R/W	0x0000.0000	UART Line Control	278
0x030	UARTCTL	R/W	0x0000.0300	UART Control	280
0x034	UARTIFLS	R/W	0x0000.0012	UART Interrupt FIFO Level Select	282
0x038	UARTIM	R/W	0x0000.0000	UART Interrupt Mask	284
0x03C	UARTRIS	RO	0x0000.000F	UART Raw Interrupt Status	286
0x040	UARTMIS	RO	0x0000.0000	UART Masked Interrupt Status	287
0x044	UARTICR	W1C	0x0000.0000	UART Interrupt Clear	288
0xFD0	UARTPeriphID4	RO	0x0000.0000	UART Peripheral Identification 4	290
0xFD4	UARTPeriphID5	RO	0x0000.0000	UART Peripheral Identification 5	291
0xFD8	UARTPeriphID6	RO	0x0000.0000	UART Peripheral Identification 6	292
0xFDC	UARTPeriphID7	RO	0x0000.0000	UART Peripheral Identification 7	293

Table 12-1. UART Register Map

Offset	Name	Туре	Reset	Description	See page
0xFE0	UARTPeriphID0	RO	0x0000.0011	UART Peripheral Identification 0	294
0xFE4	UARTPeriphID1	RO	0x0000.0000	UART Peripheral Identification 1	295
0xFE8	UARTPeriphID2	RO	0x0000.0018	UART Peripheral Identification 2	296
0xFEC	UARTPeriphID3	RO	0x0000.0001	UART Peripheral Identification 3	297
0xFF0	UARTPCellID0	RO	0x0000.000D	UART PrimeCell Identification 0	298
0xFF4	UARTPCellID1	RO	0x0000.00F0	UART PrimeCell Identification 1	299
0xFF8	UARTPCellID2	RO	0x0000.0005	UART PrimeCell Identification 2	300
0xFFC	UARTPCellID3	RO	0x0000.00B1	UART PrimeCell Identification 3	301

12.5 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

Register 1: UART Data (UARTDR), offset 0x000

This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

UART Data (UARTDR) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x000 Type R/W, reset 0x0000.0000 31 25 30 29 28 27 26 24 23 22 21 20 19 18 17 16 reserved RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 13 12 11 10 9 8 6 5 3 2 0 14 7 4 1 OE ΒE PE FE DATA reserved RO RO RO RO RO RO R/W R/W R/W R/W R/W R/W R/W R/W Type RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Name Type Reset Software should not rely on the value of a reserved bit. To provide 31:12 reserved RO 0 compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. OE RO 0 UART Overrun Error 11 The OE values are defined as follows: Value Description 0 There has been no data loss due to a FIFO overrun. 1 New data was received when the FIFO was full, resulting in data loss. RO UART Break Error 10 ΒE 0 This bit is set to 1 when a break condition is detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits). In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input goes to a 1 (marking state) and the next valid start bit is received.

Bit/Field	Name	Туре	Reset	Description
9	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				In FIFO mode, this error is associated with the character at the top of the FIFO.
8	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
7:0	DATA	R/W	0	Data Transmitted or Received
				When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART.

Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The UARTRSR/UARTECR register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

The **UARTRSR** register cannot be written.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

Reads

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x004 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1				1 1	rese	rved	1					1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resel																
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					L	res	erved						OE	BE	PE	FE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10001	Ũ	Ŭ	Ũ	0	Ũ	0	Ũ	0	Ū	Ũ	Ŭ	0	0	Ŭ	Ŭ	Ū
В	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:4		reserv	ved	R	0	0	com	patibility	ould not with futu cross a r	ure produ	ucts, the	value of	a reserv		
	3		OE		R	0	0	UAF	RT Overi	run Error						
										it is set to eared to	-) is alrea	dy full.
								the	FIFO is	ontents re full, only ust now r	the cont	ents of th	ne shift r	egister a	re overv	
	2		BE		R	0	0	UAF	RT Break	c Error						
								the	received	et to 1 wh I data inp n time (de	out was h	neld Low	for long	er than a	a full-wor	d
								This	bit is cl	eared to	0 by a w	rite to U	ARTECF	ર .		
								the I FIFC	FIFO. W D. The n	de, this e hen a bro ext chara (marking	eak occu acter is c	irs, only o only enab	one 0 ch oled afte	aracter i r the rec	s loaded eive data	into the a input

Bit/Field	Name	Туре	Reset	Description
1	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				This bit is cleared to 0 by a write to UARTECR .
0	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
				This bit is cleared to 0 by a write to UARTECR .
				In FIFO mode, this error is associated with the character at the top of the FIFO.

Writes

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1 I		· · · ·		1 1	rese	rved	1				1	1	1
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1			rese	rved					1	ſ	DA	TA	1	1	
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
E	Bit/Field		Nam	е	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	W	0	0	con	npatibility	/ with futu	ure prod	he value ucts, the dify-write	value o	f a reser	•	
	7:0		DAT	A	W	0	0		or Clear	ie rogisto	r of any	data clea	urs tho f	ramina	parity br	ak and

A write to this register of any data clears the framing, parity, break, and overrun flags.

Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

UAR UAR Offse	RT Flag F0 base: (F1 base: (t 0x018 RO, rese	0x4000.C 0x4000.D	000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved	1		1			1 1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved				TXFE	RXFF	TXFF	RXFE	BUSY		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0
B	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0	com	npatibility	with futu	ure prod	ucts, the		a reser	t. To provi ved bit sh	
	7		TXF	E	R	0	1	UAF	RT Trans	mit FIFC) Empty					
									meaning RTLCRH	-		nds on tl	ne state o	of the F	EN bit in th	ne
									e FIFO is ster is er		d (fen is	0), this t	oit is set v	vhen the	e transmit	holding
									e FIFO i: mpty.	s enable	d (fen is	s 1), this	bit is set	when t	he transm	it FIFO
	6		RXF	F	R	0	0	UAF	RT Rece	ve FIFO	Full					
									meaning	-	•	nds on tł	ne state o	of the F	EN bit in th	ne
								lf th is fu		s disable	d, this b	it is set v	vhen the	receive	holding r	egister
								lf th	e FIFO i	s enable	d, this bi	t is set v	hen the	receive	FIFO is fu	JII.
	5		TXF	F	R	0	0	UAF	RT Trans	mit FIFC) Full					
									meaning RTLCRH	-		nds on tł	ne state o	of the F	EN bit in th	ie
								lf th is fu		s disable	d, this b	it is set v	vhen the	transmi	it holding i	register
								lf th	e FIFO i	s enable	d, this bi	t is set v	hen the	transmi	t FIFO is f	full.

Bit/Field	Name	Туре	Reset	Description
4	RXFE	RO	1	UART Receive FIFO Empty
				The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.
				If the FIFO is disabled, this bit is set when the receive holding register is empty.
				If the FIFO is enabled, this bit is set when the receive FIFO is empty.
3	BUSY	RO	0	UART Busy
				When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 4: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD=0**), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 265 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)

UART0 base: 0x4000.C000

UART1 base: 0x4000.D000 Offset 0x024 Type R/W, reset 0x0000.0000 31 30 29 28 23 27 26 25 24 22 21 20 19 18 17 16 reserved RO Туре RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Reset 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 DIVINT Туре R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description RO 31:16 reserved 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 15:0 DIVINT R/W 0x0000 Integer Baud-Rate Divisor

Register 5: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 265 for configuration details.

UART Fractional Baud-Rate Divisor (UARTFBRD)

UAR1 Offse	Γ0 base: (Γ1 base: (t 0x028 R/W, rese	0x4000.C	0000		,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ĩ		1 1		, , , , , , , , , , , , , , , , , , ,		1 1	rese	erved				, , , , , , , , , , , , , , , , , , ,			,
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	Ū	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					rese	rved							DIVF	RAC		•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:6		reserv	/ed	R	0	0x00	com	patibility	with futu	ure produ	ucts, the	of a rese value of operation	a reserv	•	
	5:0		DIVFR	RAC	R/	W	0x000	Frac	ctional Ba	aud-Rate	e Divisor					

November 14, 2008

Register 6: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x02C Type R/W, reset 0x0000.0000

Туре	R/W, rese	et 0x0000	0.0000													
=	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		· · ·					rese	rved		1					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved				SPS	WL	EN	FEN	STP2	EPS	PEN	BRK
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	it/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ed	R	0	0	com	patibility	with fut	rely on tl ure produ read-mod	ucts, the	value of	a reserv		
	7		SPS	6	R/	W	0	UAF	RT Stick	Parity Se	elect					
								and	checked	as a 0.	of UAR When bi ed and c	its 1 and	7 are se			
								Whe	en this bi	t is clea	red, stick	parity is	s disable	d.		
	6:5		WLE	N	R/	W	0	UAF	RT Word	Length						
									bits indi ne as foll		number	of data I	oits trans	mitted o	r receive	d in a
								Val	ue Desc	ription						
								0x								
								0x	2 7 bits	;						
								0x	1 6 bits	;						
								0x	0 5 bits	(defaul	t)					
	4		FEN	I	R/	W	0	UAF	RT Enabl	e FIFOs	;					
								lf thi mod		et to 1, tra	ansmit aı	nd receiv	ve FIFO b	ouffers ar	e enable	d (FIFO
											FIFOs are holding			acter mo	de). The	FIFOs

Bit/Field	Name	Туре	Reset	Description
3	STP2	R/W	0	UART Two Stop Bits Select If this bit is set to 1, two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received.
2	EPS	R/W	0	UART Even Parity Select If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits. When cleared to 0, then odd parity is performed, which checks for an odd number of 1s. This bit has no effect when parity is disabled by the PEN bit.
1	PEN	R/W	0	UART Parity Enable If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break If this bit is set to 1, a Low level is continually output on the UnTX output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two frames (character periods). For normal use, this bit must be cleared to 0.

Register 7: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

- **Note:** The **UARTCTL** register should not be changed while the UART is enabled or else the results are unpredictable. The following sequence is recommended for making changes to the **UARTCTL** register.
 - 1. Disable the UART.
 - 2. Wait for the end of transmission or reception of the current character.
 - 3. Flush the transmit FIFO by disabling bit 4 (FEN) in the line control register (UARTLCRH).
 - 4. Reprogram the control register.
 - 5. Enable the UART.

UART Control (UARTCTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x030 Type R/W, reset 0x0000.0300

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
]		1	1	1	I	1	1	rese	rved	1		1	1	1	1	1
l					1											
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei	U	0	0	U	0	0	U	0	0	U	0	0	0	U	U	U
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	rved		1	RXE	TXE	LBE			rese	erved	1		UARTEN
Туре	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0
F	Bit/Field		Nam	ıe	Ту	ne	Reset	Des	cription							
-			- Turi		.,	po	10000	200	onption							
	31:10		reserv	ved	R	0	0	Soft	ware sh	ould not	rely on t	he value	of a res	erved bit	t. To pro	vide
															•	hould be
								pres	served a	cross a r	ead-mo	dify-write	operatio	on.		
	9		RX	E	R/	W	1	UAF	RT Rece	ive Enab	le					
								lf th	is hit is e	set to 1 t	he recei	ive sectio	on of the	LIART is	enable	d. When
										,						e current
										efore stop				,		
								Not	e: To	o enable	receptio	n, the UA	arten b i	t must al	lso be s	et.
	8		ТХІ	Ε	R/	W	1	UAF	RT Trans	smit Enat	ble					
								lf th	ia hit ia c	ot to 1 th	ha trana	mit opotiv	on of the		onoble	d. When
										disabled						
								curr	ent char	acter bef	ore stop	oping.				
								Not	e: To	o enable	transmi	ssion, the	UARTEI	n bit mus	st also b	e set.

Bit/Field	Name	Туре	Reset	Description
7	LBE	R/W	0	UART Loop Back Enable If this bit is set to 1, the UnTX path is fed through the UnRX path.
6:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UARTEN	R/W	0	UART Enable
				If this bit is set to 1, the UART is enabled. When the UART is disabled in the middle of transmission or reception, it completes the current

character before stopping.

UART Interrupt FIFO Level Select (UARTIFLS)

UART0 base: 0x4000.C000

Register 8: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

UAR Offse	Γ0 base: (Γ1 base: (t 0x034 R/W, res	0x4000.C	0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1		,		1 1	rese	rved	1		1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1		rese	rved	1 I			1	RXIFLSEL			TXIFLSEL		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 1	R/W 0
E	8it/Field		Name			ре	Reset	t Description								
	31:6		reserv	/ed	RO 0x00			com	patibili	hould not ty with futu across a r	ure prod	ucts, the	value of	a reserv		
	5:3		RXIFL	R/W 0x2			UART Receive Interrupt FIFO Level Select									
								The	trigger	points for	the reco	eive inter	rupt are	as follov	ws:	
								Va	lue D	escription	ı					
								0	x0 F	RX FIFO ≥	1/8 full					
								0	x1 F	RX FIFO ≥	¼ full					
										X FIFO ≥	```	lefault)				
										X FIFO ≥						
0x4 RX FIFO ≥ 7/8 ful										7/8 full						

0x5-0x7 Reserved

Bit/Field	Name	Туре	Reset	Description
2:0	TXIFLSEL	R/W	0x2	UART Transmit Interrupt FIFO Level Select The trigger points for the transmit interrupt are as follows: Value Description $0x0$ TX FIFO $\leq 1/8$ full $0x1$ TX FIFO $\leq 1/8$ full $0x2$ TX FIFO $\leq 1/2$ full (default) $0x3$ TX FIFO $\leq 3/4$ full $0x4$ TX FIFO $\leq 7/8$ full 0x5-0x7 Reserved

UART Interrupt Mask (UARTIM)

Register 9: UART Interrupt Mask (UARTIM), offset 0x038

The UARTIM register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

UAR1 UAR1 Offset	T0 base: 0 T1 base: 0 t 0x038 R/W, rese	x4000.C x4000.D	000	T I IVI <i>)</i>															
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
								rese	rved										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
			reserved			OEIM	BEIM	PEIM	FEIM	RTIM	тхім	RXIM		rese	rved				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0			
Bit/Field Name Type Reset Description																			
	31:11		reserv	ved	R	0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
	10		OEII	М	R/W		0	UART Overrun Error Interrupt Mask											
								On	a read, tl	ne currei	nt mask i	for the O	EIM inte	rrupt is r	eturned.				
								Sett	ing this b	it to 1 pro	omotes tl	Ne OEIM	interrupt	to the in	terrupt co	ontroller.			
	9		BEI	N	R/	W	0	UAF	RT Break	Error In	terrupt N	/lask							
								On	a read, tl	ne currei	nt mask i	for the B	EIM inte	rrupt is r	eturned.				
								Sett	ing this b	it to 1 pro	omotes tl	Ne BEIM	interrupt	to the in	terrupt co	ontroller.			
	8		PEI	N	R/	W	0	UAF	UART Parity Error Interrupt Mask										
								On a read, the current mask for the PEIM interrupt is returned.											
								Sett	ing this b	it to 1 pro	omotes tl	Ne PEIM	interrupt	to the in	terrupt co	ontroller.			
	7		FEIN	N	R/	W	0	UAF	RT Frami	ing Error	Interrup	t Mask							
									n a read, the current mask for the \texttt{FEIM} interrupt is returned.										
								Sett	ing this b	oit to 1 pro	omotes tl	Ne FEIM	interrupt	to the in	terrupt co	ontroller.			
	6		RTI	Ν	R/	W	0		UART Receive Time-Out Interrupt Mask										
												for the R							
									U			Ne RTIM	merrupt	to the in	terrupt Co	ontroller.			
	5		TXI	N	R/	W	0				rupt Mas								
												for the T							
								Sett	ing this b	ort to 1 pro	omotes tl	ne TXIM	interrupt	to the in	terrupt co	ontroller.			

Bit/Field	Name	Туре	Reset	Description
4	RXIM	R/W	0	UART Receive Interrupt Mask
				On a read, the current mask for the RXIM interrupt is returned.
				Setting this bit to 1 promotes the $\ensuremath{\mathtt{RXIM}}$ interrupt to the interrupt controller.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 10: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x03C Type RO, reset 0x0000.000F

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Γ			1 1					rese	rved				1						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
			reserved			OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS		rese	rved				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1			
В	Bit/Field Name Type Reset									Description									
	31:11		reserv	ved	R	0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
	10		OER	IS	R	0	0	UAF	UART Overrun Error Raw Interrupt Status										
Gives the raw											pt state	(prior to r	nasking) of this i	interrupt.				
	9		BER	IS	R	0	0	UAF	RT Break	Error R	aw Interi	rupt Statu	IS						
								Give	es the ra	w interru	pt state	(prior to r	nasking) of this i	interrupt.				
	8		PER	IS	R	0	0	UAF	RT Parity	Error Ra	aw Interr	upt Statu	IS						
								Give	es the ra	w interru	pt state	(prior to r	masking) of this i	interrupt.				
	7		FERI	IS	R	0	0	UAF	RT Frami	ing Error Raw Interrupt Status									
								Give	es the ra	w interru	pt state	(prior to r	nasking) of this i	interrupt.				
	6		RTRI	IS	R	0	0	UAF	RT Recei	ve Time	-Out Rav	w Interrup	ot Status	;					
								Give	es the ra	w interru	pt state	(prior to r	masking) of this i	interrupt.				
	5		TXRI	IS	R	0	0	UAF	RT Trans	mit Raw	Interrup	t Status							
								Give	es the ra	w interru	pt state	(prior to r	nasking) of this i	interrupt.				
	4		RXR	IS	R	0	0	UAF	RT Recei	ve Raw	Interrupt	Status							
								Give	es the ra	w interru	pt state	(prior to r	masking) of this i	interrupt.				
Gives the raw interrupt state (prior to masking) of this 3:0 reserved RO 0xF Software should not rely on the value of a reserved bit compatibility with future products, the value of a reserved preserved across a read-modify-write operation.																			

Register 11: UART Masked Interrupt Status (UARTMIS), offset 0x040

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

UART Masked Interrupt Status (UARTMIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x040 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Γ			1 I					rese	rved		1								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
			reserved			OEMIS	BEMIS	PEMIS FEMIS RTMIS TXMIS RXMIS reserved											
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
В	it/Field		Nam	e	Ту	ре	Reset	Des	Description										
:	31:11		reserv	ved	R	0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
	10		OEM	IS	R	0	0	UAF	RT Overr	un Error	Masked	Interrup	t Status						
								Give	es the ma	asked in	terrupt s	tate of th	is interru	pt.					
	9		BEM	IS	R	0	0	UAF	RT Break	Error M	asked In	iterrupt S	Status						
												•	is interru	pt.					
	8		PEM	19	R	0	0		DT Darity	Error M	asked In	torrunt S	statue						
	0			10		0	0					•	is interru	nt					
	_					~								pt.					
	7		FEM	IS	R	0	0		UART Framing Error Masked Interrupt Status Gives the masked interrupt state of this interrupt.										
								Give	es the ma	asked in	terrupt s	tate of th	is interru	pt.					
	6		RTM	IS	R	0	0	UAF	UART Receive Time-Out Masked Interrupt Status										
								Give	es the ma	asked in	terrupt st	tate of th	is interru	pt.					
	5		TXM	IS	R	0	0	UAF	UART Transmit Masked Interrupt Status										
								Give	Gives the masked interrupt state of this interrupt.										
	4		RXM	IS	R	0	0	UAF	RT Recei	ve Mask	ed Interi	upt State	us						
								Give	es the ma	asked in	terrupt st	tate of th	is interru	pt.					
	Gives the masked interrupt state of this interrupt. 3:0 reserved RO 0 Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved b preserved across a read-modify-write operation.																		

Register 12: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

UAR UAR Offse	RT Intern F0 base: (F1 base: (t 0x044 W1C, res)x4000.C)x4000.E	0000	RTICR)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
								rese	rved			•		•	•	·	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
I	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			reserved		,	OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC			erved		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0	
Bit/Field Name Type Reset Description																	
	31:11		reserv	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv			
	10		OEI	С	W	1C	0	Ove	rrun Erro	or Interru	ipt Clear						
								The	OEIC Va	alues are	edefined	as follov	WS:				
								Val	ue Desc	ription							
								0	No e	ffect on t	he interi	upt.					
								1	Clea	rs interru	ıpt.						
	9		BEI	С	W	1C	0	Brea	ak Error	Interrupt	Clear						
								The BEIC values are defined as follows:									
								Val	ue Desc	ription							
								0	No e	ffect on t	he interi	upt.					
								1	Clea	rs interru	ıpt.						
	8		PEI	С	W	1C	0	Pari	ty Error	Interrupt	Clear						
								The	PEIC Va	alues are	defined	as follov	WS:				
								Val	ue Desc	•							
								0		ffect on t		upt.					
								1	Clea	rs interru	ipt.						

Bit/Field	Name	Туре	Reset	Description
7	FEIC	W1C	0	Framing Error Interrupt Clear
				The FEIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
6	RTIC	W1C	0	Receive Time-Out Interrupt Clear
				The RTIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
5	TXIC	W1C	0	Transmit Interrupt Clear
				The TXIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
4	RXIC	W1C	0	Receive Interrupt Clear
				The RXIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 13: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD0 Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1			1	1 1	rese	erved	I	1			1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reser									-						0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	I erved	1	1 1			Γ	1	I Pli	D4	1	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field			ie	Ту	ре	Reset	Des	cription							
	31:8 reserve				R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	7:0		PID	4	R	0	0x0000	UAF	RT Peripl	heral ID	Register	[7:0]				
								Can	he user	hy soft	ware to i	dentify th	n nrese	nce of th	is norint	neral
								Can		1 Dy 3010			ic piese		is benth	icial.

November 14, 2008

Register 14: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD4 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1		1	1	1 1	rese	rved		1		1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Г	15	14	13		1	10		0	<u> </u>		- 			2	· ·	,
				rese	erved							PII	D5 I			
Туре	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	U	U	U	U	0	0	U	0	0	U	0	0	0	U	0
_					-		D /	-								
В	it/Field		Nam	ne	Ty	pe	Reset	Des	cription							
	31:8 reserved				R	0	0x00	com	patibility	with fut	ure produ	he value ucts, the dify-write	value of	a reserv	•	
	7:0		PID	5	R	0	0x0000	UAF	RT Peripl	neral ID	Register	[15:8]				
								Can	be used	by soft	ware to i	dentify th	e prese	nce of th	is periph	neral.

Register 15: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					1	r	т т	rese	rved		r			1	r	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	rese	rved	r	r r			r	r	PI	D6	1	r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field			e	Ту	ре	Reset	Des	cription							
	Bit/Field Name 31:8 reserved				R	0	0x00	com	patibility	with fut	ure produ		value of		•	vide nould be
	7:0		PID	6	R	0	0x0000				Register ware to i		ie prese	nce of th	is periph	neral.

Register 16: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	1		rved		1 1	-		r	r	PI		1	r	
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field Name				Ту	ре	Reset	Des	cription							
	31:8 reserved				R	0	0	com	patibility	with futu	ure produ		value of	erved bit a reserv on.	•	
	7:0		PID	7	R	0	0x0000		RT Peripl		0		e prese	nce of th	is periph	eral.

Register 17: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE0 Type RO, reset 0x0000.0011

r				27	26	25	24	23	22	21	20	19	18	17	16
							rese	rved					1		1
RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
r		, ,	rese	rved		ı ı		,,	I	r I	PI	00	1	r	
RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1
Reset 0 0 0 0			e	Ту	pe	Reset	Des	cription							
31:8 reserved				R	0	0x00	com	patibility	with fut	ure produ	ucts, the	value of	a reserv	•	
7:0		PID	0	R	0	0x11		•		0			noo of th	ia narinh	oral
	0 15 RO 0 t/Field 31:8	0 0 15 14 RO RO 0 0 t/Field 31:8	0 0 0 15 14 13 RO RO RO 0 0 0 t/Field Nam 31:8 reserv	0 0 0 0 0 15 14 13 12 rese RO RO RO RO 0 0 0 0 t/Field Name 31:8 reserved	0 0 0 0 0 0 15 14 13 12 11 reserved RO RO RO RO RO 0 0 0 0 t/Field Name Type 31:8 reserved Reser	0 0 0 0 0 0 15 14 13 12 11 10 reserved RO RO RO RO RO 0 0 0 0 0 0 t/Field Name Type 31:8 reserved RO	0 0 0 0 0 0 0 15 14 13 12 11 10 9 reserved RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 0 t/Field Name Type Reset 31:8 reserved RO 0x00	RO RO<	RO RO<	RO RO <th< td=""><td>RO RO <th< td=""><td>RO RO RO<</td><td>RO RO <th< td=""><td>RO RO <th< td=""><td>RO RO <th< td=""></th<></td></th<></td></th<></td></th<></td></th<>	RO RO <th< td=""><td>RO RO RO<</td><td>RO RO <th< td=""><td>RO RO <th< td=""><td>RO RO <th< td=""></th<></td></th<></td></th<></td></th<>	RO RO<	RO RO <th< td=""><td>RO RO <th< td=""><td>RO RO <th< td=""></th<></td></th<></td></th<>	RO RO <th< td=""><td>RO RO <th< td=""></th<></td></th<>	RO RO <th< td=""></th<>

Register 18: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE4 Type RO, reset 0x0000.0000

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1				rese	rved		1	1			1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	erved		т <u>т</u> т	-		-	1	Pli		1	1	r
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field Name			Ту	ре	Reset	Des	cription								
	31:8 reserved			R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•		
	7:0		PIC)1	R	0	0x00	UAF	RT Peripl	neral ID	Register	[15:8]				
								Can	be used	by soft	ware to i	dentify th	e prese	nce of th	is peripl	neral.

Register 19: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE8 Type RO, reset 0x0000.0018

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				т т	rese	rved							1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1 1	rese	rved	r	r r			I	I I	I Pli	D2	r	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0
E	Bit/Field Name			e	Ту	ре	Reset	Des	cription							
	31:8 reserved				R	0	0x00	com	patibility	with fut	ure produ	he value ucts, the dify-write	value of	a reserv	•	
	7:0		PID	2	R	0	0x18				Register ware to id	[23:16] dentify th	ie prese	nce of th	is periph	neral.

Register 20: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFEC Type RO, reset 0x0000.0001

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	1	1		1	1		rese	rved		1		1	1		1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber						-						-			ů A	
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	erved	1	1 1				1	PI	D3	1		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В	Bit/Field Name			ie	Ту	ре	Reset	Des	cription							
	31:8 reserved					0	0x00	com	patibility	with fut	ure produ	he value ucts, the dify-write	value of	a reserv	•	
	7:0		PID	3	R	0	0x01	UAF	RT Peripl	neral ID	Register	[31:24]				
								Can	be used	by soft	ware to i	dentify th	ie prese	nce of th	is peripł	neral.

Register 21: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 0 (UARTPCelIID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF0 Type RO, reset 0x0000.000D

	04	00	29	00	27	00	05	24	23	22	21	00	19	40	17	16
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	10
					1			rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	1	rese	erved	ï	г г			I	l I	CI	D0	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
B				Ту	ре	Reset	Des	cription								
	31:8 reserved					0	0x00	com	patibility	with fut	ure produ		value of		•	vide hould be
	7:0		CID	0	R	0	0x0D	UAF	RT Prime	Cell ID I	Register[[7:0]				
								Prov	vides sof	tware a	standard	l cross-p	eriphera	l identific	ation sy	stem.

Register 22: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 1 (UARTPCelIID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	31	30	29	20	21	20	20	24	23	22	21	20	19	10	17	10
				' 		•		rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			, , , , , , , , , , , , , , , , , , , ,	rese	rved	1	г г				1	CI	D1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
В				ie	Ту	ре	Reset	Des	cription							
	31:8 reserved					0	0x00	com	patibility	with futu	ure produ		value of		•	vide nould be
	7:0		CID	1	R	0	0xF0	UAF	RT Prime	Cell ID F	Register[[15:8]				
								Prov	vides sof	tware a	standard	l cross-p	eriphera	l identific	ation sy	stem.

Register 23: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 2 (UARTPCelIID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	01		1	20	1	1	1 1	2-1	20			1	10	10	1	
								rese	rved				_			
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1		rese	I erved		· · ·					I Cl	D2	1	1	
I					L							0.				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
_					-		– (-								
E	Bit/Field		Nam	ie	Ty	ре	Reset	Des	cription							
					_	-							_		_	
	31:8		reserv	/ed	R	0	0x00				5			erved bit	•	
								com	patibility	with fut	ure produ	ucts, the	value of	f a reserv	ed bit sl	nould be
								pres	served ad	cross a r	ead-mod	dify-write	operatio	on.		
	7:0		CID	2	R	0	0x05	UAF	RT Prime	Cell ID I	Register[[23:16]				
								_								
								Pro	vides sof	tware a	standard	l cross-p	eriphera	I identific	cation sy	stem.

Register 24: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 3 (UARTPCelIID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFFC Type RO, reset 0x0000.00B1

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1			1		rese	erved	1	1	1		I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved I	1	1 1			1	1	CI	I D3 I	T	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	patibility	with fut	,	ucts, the	value of		•	/ide nould be
	7:0		CID	3	R	0	0xB1	UAF	RT Prime	eCell ID I	Register[[31:24]				
								Prov	vides sof	ftware a	standard	l cross-p	eriphera	l identific	cation sv	stem.


13 Synchronous Serial Interface (SSI)


The Stellaris[®] Synchronous Serial Interface (SSI) is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris[®] SSI module has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

13.1 Block Diagram





13.2 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with

internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

13.2.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 2 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the input clock (FSysClk). The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 321). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control0** (SSICR0) register (see page 314).

The frequency of the output clock SSIClk is defined by:

```
SSIClk = FSysClk / (CPSDVSR * (1 + SCR))
```

Note: Although the SSIClk transmit clock can theoretically be 25 MHz, the module may not be able to operate at that speed. For master mode, the system clock must be at least two times faster than the SSIClk. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 390 to view SSI timing parameters.

13.2.2 FIFO Operation

13.2.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 318), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

13.2.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

13.2.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask** (**SSIIM**) register (see page 322). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 324 and page 325, respectively).

13.2.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFSS) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.

For Texas Instruments synchronous serial frame format, the SSIFSS pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIC1k, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

13.2.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 13-2 on page 305 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.





Figure 13-2. TI Synchronous Serial Frame Format (Single Transfer)

In this mode, SSIClk and SSIFSS are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFSS is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIClk. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIClk after the LSB has been latched.

Figure 13-3 on page 305 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.

Figure 13-3. TI Synchronous Serial Frame Format (Continuous Transfer)



13.2.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFSS signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

SPO Clock Polarity Bit

When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSICIk pin. If the SPO bit is High, a steady state High value is placed on the SSICIk pin when data is not being transferred.


SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.

13.2.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0


Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 13-4 on page 306 and Figure 13-5 on page 306.

Figure 13-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0



Note: Q is undefined.





In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIC1k pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIClk master clock pin goes High after one further half SSIClk period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSICIk period after the last bit has been captured.

13.2.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 13-6 on page 307, which covers both single and continuous transfers.




Figure 13-6. Freescale SPI Frame Format with SPO=0 and SPH=1

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSIClk signal.

In the case of a single word transfer, after all bits have been transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

Note: Q is undefined.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

13.2.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 13-7 on page 308 and Figure 13-8 on page 308.





Figure 13-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0

Figure 13-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSICIK is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIC1k pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One half period later, valid master data is transferred to the SSITx line. Now that both the master and slave data have been set, the SSIC1k master clock pin becomes Low after one further half SSIC1k period. This means that data is captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transmission, after all bits of the data word are transferred, the ssifes line is returned to its idle High state one ssiclk period after the last bit has been captured.

Note: Q is undefined.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIC1k period after the last bit has been captured.

13.2.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 13-9 on page 309, which covers both single and continuous transfers.





Figure 13-9. Freescale SPI Frame Format with SPO=1 and SPH=1



In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSICIk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFss line is returned to its idle high state one SSIClk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFSS pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

13.2.4.7 MICROWIRE Frame Format

Figure 13-10 on page 310 shows the MICROWIRE frame format, again for a single frame. Figure 13-11 on page 311 shows the same format when back-to-back frames are transmitted.




Figure 13-10. MICROWIRE Frame Format (Single Frame)

MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFSS causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFSS remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIClk after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFSS line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIC1k, after the LSB of the frame has been latched into the SSI.





Figure 13-11. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 13-12 on page 311 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFSS must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFSS must have a hold of at least one SSIClk period.





13.3 Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the RCGC1 register.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
 - a. For master operations, set the **SSICR1** register to 0x0000.0000.
 - b. For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
 - c. For slave mode (output disabled), set the **SSICR1** register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the **SSICPSR** register.
- 4. Write the **SSICR0** register with the following configuration:

- Serial clock rate (SCR)
- Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
- The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
- The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
1x106 = 20x106 / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the SSICR1 register is disabled.
- 2. Write the SSICR1 register with a value of 0x0000.0000.
- 3. Write the **SSICPSR** register with a value of 0x0000.0002.
- 4. Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register to 1.

13.4 Register Map

Table 13-1 on page 312 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

- SSI0: 0x4000.8000
- Note: The SSI must be disabled (see the SSE bit in the SSICR1 register) before any of the control registers are reprogrammed.

Offset	Name	Туре	Reset	Description
0x000	SSICR0	R/W	0x0000.0000	SSI Control 0
0x004	SSICR1	R/W	0x0000.0000	SSI Control 1

Table 13-1. SSI Register Map

See page

316

Offset	Name	Туре	Reset	Description	See page
0x008	SSIDR	R/W	0x0000.0000	SSI Data	318
0x00C	SSISR	RO	0x0000.0003	SSI Status	319
0x010	SSICPSR	R/W	0x0000.0000	SSI Clock Prescale	321
0x014	SSIIM	R/W	0x0000.0000	SSI Interrupt Mask	322
0x018	SSIRIS	RO	0x0000.0008	SSI Raw Interrupt Status	324
0x01C	SSIMIS	RO	0x0000.0000	SSI Masked Interrupt Status	325
0x020	SSIICR	W1C	0x0000.0000	SSI Interrupt Clear	326
0xFD0	SSIPeriphID4	RO	0x0000.0000	SSI Peripheral Identification 4	327
0xFD4	SSIPeriphID5	RO	0x0000.0000	SSI Peripheral Identification 5	328
0xFD8	SSIPeriphID6	RO	0x0000.0000	SSI Peripheral Identification 6	329
0xFDC	SSIPeriphID7	RO	0x0000.0000	SSI Peripheral Identification 7	330
0xFE0	SSIPeriphID0	RO	0x0000.0022	SSI Peripheral Identification 0	331
0xFE4	SSIPeriphID1	RO	0x0000.0000	SSI Peripheral Identification 1	332
0xFE8	SSIPeriphID2	RO	0x0000.0018	SSI Peripheral Identification 2	333
0xFEC	SSIPeriphID3	RO	0x0000.0001	SSI Peripheral Identification 3	334
0xFF0	SSIPCellID0	RO	0x0000.000D	SSI PrimeCell Identification 0	335
0xFF4	SSIPCellID1	RO	0x0000.00F0	SSI PrimeCell Identification 1	336
0xFF8	SSIPCellID2	RO	0x0000.0005	SSI PrimeCell Identification 2	337
0xFFC	SSIPCellID3	RO	0x0000.00B1	SSI PrimeCell Identification 3	338

13.5 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

Register 1: SSI Control 0 (SSICR0), offset 0x000

SSICR0 is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

SSI0 Offse	Control base: 0x4 et 0x000 R/W, rese	4000.800	0													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	15	14	13	12	11 I	10	9	8	7	6	5	4	3	2	1	0
					CR I				SPH	SPO		RF			SS	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	15:8		SC	R	R/	W	0x0000	SSI	Serial C	lock Rate	е					
									value so SSI. The		•	erate the	e transm	it and re	ceive bit	rate of
								BR=	FSSICI	k/(CPSI	DVSR *	(1 + 5	SCR))			
									ere CPSD CPSR re						med in tl	he
	7		SPI	Н	R/	W	0	SSI	Serial C	lock Pha	ise					
								This	s bit is on	ly applic	able to t	he Frees	scale SP	I Format		
								it to eith	SPH con change er allowir ture edge	state. It I ng or not	has the i	nost imp	act on th	ne first bi	t transm	itted by
									en the sp рн is 1, d			•			-	
	6		SPO	О	R/	W	0	SSI	Serial C	lock Pola	arity					
								This	s bit is on	ly applic	able to t	he Frees	scale SP	I Format	-	
								SSI	en the SE Clk pin. Clk pin	If SPO is	s 1, a ste	ady stat	e High v	alue is p		

Bit/Field	Name	Туре	Reset	Description
5:4	FRF	R/W	0x0	SSI Frame Format Select
				The FRF values are defined as follows:
				 Value Frame Format 0x0 Freescale SPI Frame Format 0x1 Texas Instruments Synchronous Serial Frame Format 0x2 MICROWIRE Frame Format 0x3 Reserved
3:0	DSS	R/W	0x00	SSI Data Size Select
				The DSS values are defined as follows:
				Value Data Size
				0x0-0x2 Reserved
				0x3 4-bit data
				0x4 5-bit data
				0x5 6-bit data
				0x6 7-bit data
				0x7 8-bit data
				0x8 9-bit data
				0x9 10-bit data
				0xA 11-bit data
				0xB 12-bit data
				0xC 13-bit data
				0xD 14-bit data
				0xE 15-bit data
				0xF 16-bit data

Register 2: SSI Control 1 (SSICR1), offset 0x004

SSICR1 is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

SSI0 Offse	Control base: 0x4 t 0x004 R/W, rese	000.800	0													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'					•	· ·	rese	rved	•	'					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
[15	14	13 I	12	11	10	9 I I erved	8	7	6	5	4	3 SOD	2 MS	1 SSE	0 LBM
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	8it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:4		reserv	ved	R	0	0x00	com	patibility	with fut	ure produ	ucts, the	of a reso value of operatio	a reserv		
	3		SO	D	R/	W	0	SSI	Slave M	ode Out	put Disa	ble				
								syst slav the s coul conf The	ems, it is es in the serial out d be tied igured s SOD val ue Deso SSI o	s possibl system put line. I togethe o that th ues are cription can drive	e for the while ens In such s er. To ope e SSI sla defined a	SSI mas suring th systems, erate in s ave does as follow output ir	node (MS ster to bro at only o the TXD such a sy s not drive s: n Slave C output ir	oadcast ne slave lines fror rstem, th e the SS	a messa drives d n multipl e SOD bi ITx pin.	ge to all ata onto e slaves t can be
	2		MS	6	R/	W	0	SSI	Master/	Slave Se	lect					
										cts Mast ed (SSE		ve mode	e and car	n be moo	dified onl	y when
								The	MS valu	es are de	efined as	s follows	:			
								Valu	ue Desc	ription						
								0	Devi	ce config	gured as	a maste	er.			
								1	Devi	ce config	jured as	a slave.				

Bit/Field	Name	Туре	Reset	Description
1	SSE	R/W	0	SSI Synchronous Serial Port Enable
				Setting this bit enables SSI operation.
				The SSE values are defined as follows:
				Value Description
				0 SSI operation disabled.
				1 SSI operation enabled.
				Note: This bit must be set to 0 before any control registers are reprogrammed.
0	LBM	R/W	0	SSI Loopback Mode
				Setting this bit enables Loopback Test mode.
				The LBM values are defined as follows:
				Value Description
				0 Normal serial port operation enabled.

1 Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

Register 3: SSI Data (SSIDR), offset 0x008

SSIDR is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITx pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

SSI Data (SSIDR)

SSI0 base: 0x4000.8000 Offset 0x008

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		-	1		r – – – –		1 1		I I			r – – –		1	· · · · ·	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:16		reserv	ved	R	0	0x0000	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	15:0		DAT	A	R/	W	0x0000	SSI	Receive	/Transm	it Data					
								A re	ad opera	ation rea	ds the re	eceive FI	FO. A w	rite oper	ation wri	tes the

transmit FIFO.

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

Register 4: SSI Status (SSISR), offset 0x00C

SSISR is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

Offset	base: 0x4 t 0x00C RO, rese															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved		•		1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ			1			reserved	т т				1	BSY	RFF	RNE	TNF	TFE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	R0 1
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:5		reserv	ved	R	0	0x00	com	patibility	with fut	ure prod	ucts, the		erved bit f a reserv on.		
	4		BS	Y	R	0	0	SSI	Busy Bit	:						
								The	BSY val	ues are o	defined	as follow	s:			
							 Value Description 0 SSI is idle. 1 SSI is currently transmitting and/or receiving a frame, or transmit FIFO is not empty. 								or the	
	3		RFI	F	R	0	0			FIFO F		c 11				
								Ine	RFF Val	ues are (defined	as follow	'S:			
									ue Desc	ription) in mot 4					
								0 1		ive FIFC		uii.				
	2		RN	E	R	0	0	SSI	Receive	FIFO N	ot Empt	y				
								The	rne val	ues are (defined	as follow	s:			
								Val	ue Desc	ription						
							0 Receive FIFO is empty.									
								1	Rece	eive FIFC) is not e	empty.				
	1		TN	F	R	0	1	SSI	Transmi	t FIFO N	lot Full					
								The	TNF val	ues are	defined	as follow	'S:			
								Val	ue Desc	ription						
								0		smit FIF						
								1	Tran	smit FIF	O is not	tull.				


Bit/Field	Name	Туре	Reset	Description
0	TFE	R0	1	SSI Transmit FIFO Empty The ${\tt TFE}$ values are defined as follows:
				Value Description 0 Transmit FIFO is not empty.

1 Transmit FIFO is empty.

Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

SSICPSR is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.



SSI Interrupt Mask (SSIIM)

Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

SSI0 Offse	base: 0x4 t 0x014 R/W, rese	000.800	0	')												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	•				rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'			•		res	erved			•	•	•	тхім	RXIM	RTIM	RORIM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:4		reser	ved	R	0	0x00	com	patibility	with futu	ure prod	ucts, the	of a res value of operatio	a reserv		vide hould be
	3		TXI	М	R/	W	0	SSI	Transmi	t FIFO lr	nterrupt I	Mask				
								The	TXIM Va	alues are	e defined	as follo	ws:			
								Val	ue Desc	ription						
								0		IFO half	-full or le	ss cond	ition inte	rrupt is n	nasked.	
								1	TX F	IFO half	-full or le	ss cond	ition inte	rrupt is n	iot mask	ed.
	2		RXI	М	R/	W	0	SSI	Receive	FIFO In	terrupt N	lask				
								The	RXIM Va	alues are	e defined	as follo	WS:			
								Val	ue Desc	ription						
								0	RX F	IFO half	-full or m	nore con	dition int	errupt is	masked	l.
								1	RX F	IFO half	-full or m	nore con	dition int	errupt is	not mas	sked.
	1		RTI	М	R/	W	0	SSI	Receive	Time-O	ut Interru	upt Mask	ζ.			
								The	RTIM Va	alues are	e defined	as follo	ws:			
								Val	ue Desc	ription						
								0	RX F	IFO time	e-out inte	errupt is	masked.			
								1	RX F	IFO time	e-out inte	errupt is	not masl	ked.		

Bit/Field	Name	Туре	Reset	Description
0	RORIM	R/W	0	SSI Receive Overrun Interrupt Mask
				The RORIM values are defined as follows:
				Value Description

- 0 RX FIFO overrun interrupt is masked.
- 1 RX FIFO overrun interrupt is not masked.

Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

	31	30	.0008 29	28	27	26	25	24	23	22	21	20	19	18	17	16			
ſ	31	30	29	20	21	20	1 1		erved	22	1	20	19	10	17	10			
l					l														
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
sel	0	0	0	0	0	0	0	0	0	0	0	U	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
			•			res	erved				•	•	TXRIS	RXRIS	RTRIS	RORRIS			
ype	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
set	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0			
-	Bit/Field		Nama		T D		Deset	5											
BIVFIEID			Name		Туре		Reset	Des	cription										
31:4			reserved		RO 0x0		0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.										
			TXRIS		RO			•				SSI Transmit FIFO Raw Interrupt Status							
	3		TXR	IS	R	0	1	SSI	Transmi	t FIFO F	Raw Inter	rupt Sta	tus						
	3		TXR	IS	R	0	1					•		ess whe	en set				
	3						1		Transmi cates tha			•		ess, whe	en set.				
	3 2		TXR RXR			:0 :0	1 0	Indi		it the tra	nsmit Fll	=O is ha	lf full or l	ess, whe	en set.				
								Indi SSI	cates tha	it the tra FIFO R	nsmit FII aw Inter	FO is ha rupt Stat	lf full or I us						
	2		RXR	IS	R	0	0	Indi SSI Indi	cates tha Receive cates tha	it the tra FIFO R it the rec	nsmit FII aw Interi ceive FIF	FO is ha rupt Stat O is hal	lf full or I us f full or m						
				IS	R			India SSI India SSI	cates tha Receive cates tha Receive	It the tra FIFO R It the rec Time-O	nsmit FII aw Interi ceive FIF ut Raw I	=O is ha rupt Stat O is hal nterrupt	lf full or I us f full or m Status	nore, whe	en set.				
	2		RXR	IS	R	0	0	India SSI India SSI	cates tha Receive cates tha	It the tra FIFO R It the rec Time-O	nsmit FII aw Interi ceive FIF ut Raw I	=O is ha rupt Stat O is hal nterrupt	lf full or I us f full or m Status	nore, whe	en set.				
	2		RXR	IS	R	0	0	Indi SSI Indi SSI Indi	cates tha Receive cates tha Receive	t the tra FIFO R at the rec Time-O at the rec	nsmit FII aw Intern ceive FIF ut Raw I ceive tim	FO is ha rupt Stat O is hal nterrupt e-out ha	lf full or I us f full or m Status s occurre	nore, whe	en set.				

November 14, 2008

Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The **SSIMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

SSI0 Offse	Masked base: 0x4 t 0x01C RO, reset	1000.800		us (SSI	MIS)											
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	· ·			rese	erved	1	1	1	1	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1		res	served			1	1		TXMIS	RXMIS	RTMIS	RORMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	it/Field 31:4		Nam reserv		Tyr R0		Reset 0	Soft com	patibility	ould not / with futi cross a r	ure prod	ucts, the	value of	a reserv		
	3		TXM	IIS	R)	0			it FIFO M at the tra		•		ess, whe	en set.	
	2		RXM	IIS	R)	0			e FIFO M at the rec		•		nore, wh	en set.	
	1		RTM	IIS	R)	0			e Time-O at the rec			•		n set.	
	0		ROR	MIS	R)	0			e Overrur at the rec			•		set.	

Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

SSI	Interrup	ot Clea	r (SSIIC	R)															
Offse	base: 0x4 t 0x020 W1C, res																		
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Í			1		1			reser	ved			1			1	•			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	1		1				reser	ved							RTIC	RORIC			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0			
В	Bit/Field Name Type Reset Description 31:2 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide																		
	31:2 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.																		
	1		RTI	С	W	1C	0					•							
								The	RTIC Va	alues are	e defined	as follov	NS:						
								Valu	ie Desc	ription									
								0	No e	ffect on i	nterrupt								
								1	Clea	rs interru	ıpt.								
	0		ROR	IC	W	1C	0	SSI	Receive	Overrur	n Interrup	ot Clear							
								The	RORIC	alues ar	re define	ed as follo	ows:						
								Valu	ie Desc	ription									
								0 No effect on interrupt.											
								1	Clea	rs interru	ipt.								

Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
nooon	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	10			rese			· · · ·					Pli				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	Bit/Field Name 31:8 reserved				R	0	0x00	com		with futu	ure produ	ucts, the	value of	a reserv	•	
compatibility w preserved acre										cross a r	ead-mod	dify-write	operatio	on.		
	7:0		PID	4	R	0	0x00	SSI	Peripher	ral ID Re	gister[7:	0]				
		preserved across a read-modify-write operation. PID4 RO 0x00 SSI Peripheral ID Register[7:0] Can be used by software to identify the presence of											nce of th	is periph	eral.	

Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved					•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved					1		PI	D5	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com		with futu	ure produ	ucts, the	value of	erved bit a reserv on.		
	7:0		PID	5	R	0	0x00		Periphe be used		•	-	ne prese	nce of th	is periph	ieral.

Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved	•	1	•		•	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
nooon	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	10	· · · ·		rese			1 1		<u> </u>	ı	1	ı Pl		-	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	e	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	tware sho npatibility served ac	with fut	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	6	R	0	0x00	SSI	Periphe	ral ID Re	gister[23	3:16]				
		0 PID6 RO 0x00 SSI Peripheral ID Re Can be used by soft										dentify th	ne prese	nce of th	is periph	eral.

Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	10		1 1	rese			1 1	0		,	1	PI		1	· ·	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field							Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with fut	rely on tl ure produ ead-mod	ucts, the	value of	a reserv	•	
	7:0		PID	7	R	0	0x00		·		egister[31 ware to id	-	ie prese	nce of th	is periph	ieral.

Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 Offset 0xFE0 Type RO, reset 0x0000.0022

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					1	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reser									-			-				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							PI	00	•	•	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0	com	patibility	with futu	ure produ	he value ucts, the lify-write	value of	f a reserv	•	
	7:0		PID	0	R	0	0x22	SSI	Peripher	ral ID Re	gister[7:	0]				
								Can	be used	l by softw	vare to i	dentify th	e prese	nce of th	is periph	ieral.

Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•					rese	rved					•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved					1		PI	D1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com		with futu	ure produ	ucts, the	value of	erved bit a reserv on.		
	7:0		PID	1	R	0	0x00		Peripher be used		• •	•	ne prese	nce of th	is periph	ieral.

Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	10		1 1	rese			1 1					PI		1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0
E	Bit/Field		Nam	е	Ту	ре	Reset	Des	cription							
	31:8		reserv	red	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	2	R	0	0x18		Peripher		• •	-	ie prese	nce of th	is periph	ieral.

Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•					rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved							PI	D3	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com		with futu	ure produ	ucts, the	value of	erved bit a reserv on.	•	
	7:0		PID	3	R	0	0x01		Peripher		• •	-	ie prese	nce of th	is periph	eral.

Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 0 (SSIPCelIID0)

SSI0 base: 0x4000.8000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					1		'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber					11	10			7						Ŭ A	
1	15	14	13	12	11	10	9	8	·	6	5	4	3	2	1 1	0
				rese	rved							CI	D0			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO 1	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
E	Bit/Field		Nam	e	Ty	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	Soft	ware sho	ould not	rely on tl	he value	of a res	erved bit	. To prov	/ide
									npatibility served ad						ved bit sh	nould be
	7:0		CID	0	R	0	0x0D	SSI	PrimeCe	ell ID Re	gister [7:	:0]				
								Prov	vides sof	tware a	standard	l cross-p	eriphera	l identific	cation sy	stem.

Register 19: SSI PrimeCell Identification 1 (SSIPCelIID1), offset 0xFF4

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 1 (SSIPCelIID1)

SSI0 base: 0x4000.8000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		1 1					CII	D1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv		
	7:0		CID	1	R	0	0xF0	SSI	PrimeCe	ell ID Reg	gister [18	5:8]				
								Prov	vides sof	tware a s	standard	l cross-p	eriphera	l identific	ation sy	stem.

Register 20: SSI PrimeCell Identification 2 (SSIPCelIID2), offset 0xFF8

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 2 (SSIPCelIID2)

SSI0 base: 0x4000.8000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved	1				1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved					1		CII	02	1	1	
Туре	RO 0	RO	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 1	RO	RO
Reset	U	0	0	U	U	0	0	0	0	U	U	0	U	I	0	I
E	Bit/Field		Nam	е	Ту	be	Reset	Des	cription							
	31:8		reserv	red	R	C	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	7:0		CID	2	R	C	0x05			ell ID Reg ftware a :		3:16] I cross-pe	eriphera	l identifi	cation sy	stem.

Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 3 (SSIPCelIID3)

SSI0 base: 0x4000.8000 Offset 0xFFC Type RO, reset 0x0000.00B1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							rese	rved					1		
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
•			rese	rved							CII	03	1		
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
Bit/Field		Nam	e	Ту	pe	Reset	Des	cription							
31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ	ucts, the	value of	f a reserv		
7:0		CID	3	R	0	0xB1					-	eriphera	I identific	ation sy	stem.
	RO 0 15 RO 0 8it/Field 31:8	RO RO 0 0 15 14 RO RO 0 0 Sit/Field 31:8	RO RO RO RO O <td>RO RO RO<</td> <td>RO RO RO<</td> <td>RO RO <th< td=""><td>RO RO RO<</td><td>RO RO So So<</td><td>RO RO RO<</td><td>RO RO RO<</td><td>RO RO <th< td=""><td>RO RO RO<</td><td>RO RO RO<</td><td>RO RO <th< td=""><td>RO RO <th< td=""></th<></td></th<></td></th<></td></th<></td>	RO RO<	RO RO<	RO RO <th< td=""><td>RO RO RO<</td><td>RO RO So So<</td><td>RO RO RO<</td><td>RO RO RO<</td><td>RO RO <th< td=""><td>RO RO RO<</td><td>RO RO RO<</td><td>RO RO <th< td=""><td>RO RO <th< td=""></th<></td></th<></td></th<></td></th<>	RO RO<	RO So So<	RO RO<	RO RO<	RO RO <th< td=""><td>RO RO RO<</td><td>RO RO RO<</td><td>RO RO <th< td=""><td>RO RO <th< td=""></th<></td></th<></td></th<>	RO RO<	RO RO<	RO RO <th< td=""><td>RO RO <th< td=""></th<></td></th<>	RO RO <th< td=""></th<>

14 Inter-Integrated Circuit (I²C) Interface


The Inter-Integrated Circuit (I^2C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL), and interfaces to external I^2C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I^2C bus may also be used for system testing and diagnostic purposes in product development and manufacture. The LM3S828 microcontroller includes one I^2C module, providing the ability to interact (both send and receive) with other I^2C devices on the bus.

The Stellaris[®] I²C interface has the following features:

- Devices on the I²C bus can be designated as either a master or a slave
 - Supports both sending and receiving data as either a master or a slave
 - Supports simultaneous master and slave operation
- Four I²C modes
 - Master transmit
 - Master receive
 - Slave transmit
 - Slave receive
- Two transmission speeds: Standard (100 Kbps) and Fast (400 Kbps)
- Master and slave interrupt generation
 - Master generates interrupts when a transmit or receive operation completes (or aborts due to an error)
 - Slave generates interrupts when data has been sent or requested by a master
- Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode

14.1 Block Diagram


Figure 14-1. I²C Block Diagram




14.2 Functional Description

I²C module is comprised of both master and slave functions which are implemented as separate peripherals. For proper operation, the SDA and SCL pins must be connected to bi-directional open-drain pads. A typical I²C bus configuration is shown in Figure 14-2 on page 340.

See "Inter-Integrated Circuit (I²C) Interface" on page 392 for I²C timing diagrams.






14.2.1 I²C Bus Functional Overview


The I²C bus uses only two signals: SDA and SCL, named I2CSDA and I2CSCL on Stellaris[®] microcontrollers. SDA is the bi-directional serial data line and SCL is the bi-directional serial clock line. The bus is considered idle when both lines are High.

Every transaction on the I²C bus is nine bits long, consisting of eight data bits and a single acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and STOP condition, described in "START and STOP Conditions" on page 341) is unrestricted, but each byte has to be followed by an acknowledge bit, and data must be transferred MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL Low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL.

14.2.1.1 START and STOP Conditions

The protocol of the I²C bus defines two states to begin and end a transaction: START and STOP. A High-to-Low transition on the SDA line while the SCL is High is defined as a START condition, and a Low-to-High transition on the SDA line while SCL is High is defined as a STOP condition. The bus is considered busy after a START condition and free after a STOP condition. See Figure 14-3 on page 341.






14.2.1.2 Data Format with 7-Bit Address

Data transfers follow the format shown in Figure 14-4 on page 341. After the START condition, a slave address is sent. This address is 7-bits long followed by an eighth bit, which is a data direction bit (R/S bit in the **I2CMSA** register). A zero indicates a transmit operation (send), and a one indicates a request for data (receive). A data transfer is always terminated by a STOP condition generated by the master, however, a master can initiate communications with another device on the bus by generating a repeated START condition and addressing another slave without first generating a STOP condition. Various combinations of receive/send formats are then possible within a single transfer.





The first seven bits of the first byte make up the slave address (see Figure 14-5 on page 341). The eighth bit determines the direction of the message. A zero in the R/S position of the first byte means that the master will write (send) data to the selected slave, and a one in this position means that the master will receive data from the slave.


Figure 14-5. R/S Bit in First Byte

MSB LSB

14.2.1.3 Data Validity

The data on the SDA line must be stable during the high period of the clock, and the data line can only change when SCL is Low (see Figure 14-6 on page 342).

Figure 14-6. Data Validity During Bit Transfer on the I²C Bus



14.2.1.4 Acknowledge

All bus transactions have a required acknowledge clock cycle that is generated by the master. During the acknowledge cycle, the transmitter (which can be the master or slave) releases the SDA line. To acknowledge the transaction, the receiver must pull down SDA during the acknowledge clock cycle. The data sent out by the receiver during the acknowledge cycle must comply with the data validity requirements described in "Data Validity" on page 341.

When a slave receiver does not acknowledge the slave address, SDA must be left High by the slave so that the master can generate a STOP condition and abort the current transfer. If the master device is acting as a receiver during a transfer, it is responsible for acknowledging each transfer made by the slave. Since the master controls the number of bytes in the transfer, it signals the end of data to the slave transmitter by not generating an acknowledge on the last data byte. The slave transmitter must then release SDA to allow the master to generate the STOP or a repeated START condition.

14.2.1.5 Arbitration

A master may start a transfer only if the bus is idle. It's possible for two or more masters to generate a START condition within minimum hold time of the START condition. In these situations, an arbitration scheme takes place on the SDA line, while SCL is High. During arbitration, the first of the competing master devices to place a '1' (High) on SDA while another master transmits a '0' (Low) will switch off its data output stage and retire until the bus is idle again.

Arbitration can take place over several bits. Its first stage is a comparison of address bits, and if both masters are trying to address the same device, arbitration continues on to the comparison of data bits.

14.2.2 Available Speed Modes

The I²C clock rate is determined by the parameters: CLK_PRD, TIMER_PRD, SCL_LP, and SCL_HP.

where:

 ${\tt CLK_PRD}$ is the system clock period

SCL_LP is the low phase of SCL (fixed at 6)

SCL_HP is the high phase of SCL (fixed at 4)

TIMER_PRD is the programmed value in the I²C Master Timer Period (I2CMTPR) register (see page 360).

The I²C clock period is calculated as follows:

SCL_PERIOD = 2*(1 + TIMER_PRD)*(SCL_LP + SCL_HP)*CLK_PRD

For example:

CLK_PRD = 50 ns TIMER_PRD = 2 SCL_LP=6 SCL HP=4

yields a SCL frequency of:

1/T = 333 Khz

Table 14-1 on page 343 gives examples of timer period, system clock, and speed mode (Standard or Fast).

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode
4 MHz	0x01	100 Kbps	-	-
6 MHz	0x02	100 Kbps	-	-
12.5 MHz	0x06	89 Kbps	0x01	312 Kbps
16.7 MHz	0x08	93 Kbps	0x02	278 Kbps
20 MHz	0x09	100 Kbps	0x02	333 Kbps
25 MHz	0x0C	96.2 Kbps	0x03	312 Kbps
33 MHz	0x10	97.1 Kbps	0x04	330 Kbps
40 MHz	0x13	100 Kbps	0x04	400 Kbps
50 MHz	0x18	100 Kbps	0x06	357 Kbps

Table 14-1. Examples of I²C Master Timer Period versus Speed Mode

14.2.3 Interrupts

The I²C can generate interrupts when the following conditions are observed:

- Master transaction completed
- Master transaction error
- Slave transaction received
- Slave transaction requested

There is a separate interrupt signal for the I²C master and I²C slave modules. While both modules can generate interrupts for multiple conditions, only a single interrupt signal is sent to the interrupt controller.

14.2.3.1 I²C Master Interrupts

The I²C master module generates an interrupt when a transaction completes (either transmit or receive), or when an error occurs during a transaction. To enable the I²C master interrupt, software must write a '1' to the I²C Master Interrupt Mask (I2CMIMR) register. When an interrupt condition is met, software must check the ERROR bit in the I²C Master Control/Status (I2CMCS) register to verify that an error didn't occur during the last transaction. An error condition is asserted if the last transaction wasn't acknowledge by the slave or if the master was forced to give up ownership of the bus due to a lost arbitration round with another master. If an error is not detected, the application can proceed with the transfer. The interrupt is cleared by writing a '1' to the I²C Master Interrupt Clear (I2CMICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the **I²C Master Raw Interrupt Status (I2CMRIS)** register.

14.2.3.2 I²C Slave Interrupts

The slave module can generate an interrupt when data has been received or requested. This interrupt is enabled by writing a 1 to the DATAIM bit in the I²C Slave Interrupt Mask (I2CSIMR) register. Software determines whether the module should write (transmit) or read (receive) data from the I²C Slave Data (I2CSDR) register, by checking the RREQ and TREQ bits of the I²C Slave Control/Status (I2CSCSR) register. If the slave module is in receive mode and the first byte of a transfer is received, the FBR bit is set along with the RREQ bit. The interrupt is cleared by writing a 1 to the DATAIC bit in the I²C Slave Interrupt Clear (I2CSICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I²C Slave Raw Interrupt Status (I2CSRIS) register.

14.2.4 Loopback Operation

The I²C modules can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LPBK bit in the I²C Master Configuration (I2CMCR) register. In loopback mode, the SDA and SCL signals from the master and slave modules are tied together.

14.2.5 Command Sequence Flow Charts

This section details the steps required to perform the various I²C transfer types in both master and slave mode.

14.2.5.1 I²C Master Command Sequences

The figures that follow show the command sequences available for the I^2C master.

Figure 14-7. Master Single SEND




Figure 14-8. Master Single RECEIVE




Figure 14-9. Master Burst SEND





Figure 14-10. Master Burst RECEIVE






Figure 14-11. Master Burst RECEIVE after Burst SEND





Figure 14-12. Master Burst SEND after Burst RECEIVE

14.2.5.2 I²C Slave Command Sequences

Figure 14-13 on page 351 presents the command sequence available for the I^2C slave.





14.3 Initialization and Configuration

The following example shows how to configure the I^2C module to send a single byte as a master. This assumes the system clock is 20 MHz.

- 1. Enable the I²C clock by writing a value of 0x0000.1000 to the **RCGC1** register in the System Control module.
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register in the System Control module.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register. Also, be sure to enable the same pins for Open Drain operation.
- 4. Initialize the I²C Master by writing the I2CMCR register with a value of 0x0000.0020.
- 5. Set the desired SCL clock speed of 100 Kbps by writing the I2CMTPR register with the correct value. The value written to the I2CMTPR register represents the number of system clock periods in one SCL clock period. The TPR value is determined by the following equation:

TPR = (System Clock / (2 * (SCL_LP + SCL_HP) * SCL_CLK)) - 1; TPR = (20MHz / (2 * (6 + 4) * 100000)) - 1; TPR = 9

Write the I2CMTPR register with the value of 0x0000.0009.

- 6. Specify the slave address of the master and that the next operation will be a Send by writing the **I2CMSA** register with a value of 0x0000.0076. This sets the slave address to 0x3B.
- 7. Place data (byte) to be sent in the data register by writing the **I2CMDR** register with the desired data.
- 8. Initiate a single byte send of the data from Master to Slave by writing the **I2CMCS** register with a value of 0x0000.0007 (STOP, START, RUN).
- 9. Wait until the transmission completes by polling the I2CMCS register's BUSBSY bit until it has been cleared.

14.4 Register Map

Table 14-2 on page 352 lists the I^2C registers. All addresses given are relative to the I^2C base addresses for the master and slave:

- I²C Master 0: 0x4002.0000
- I²C Slave 0: 0x4002.0800

Table 14-2. Inter-Integrated Circuit (I²C) Interface Register Map

Offset	Name	Туре	Reset	Description	See page
I ² C Maste	r			·	
0x000	I2CMSA	R/W	0x0000.0000	I2C Master Slave Address	354
0x004	I2CMCS	R/W	0x0000.0000	I2C Master Control/Status	355
0x008	I2CMDR	R/W	0x0000.0000	I2C Master Data	359
0x00C	I2CMTPR	R/W	0x0000.0001	I2C Master Timer Period	360
0x010	I2CMIMR	R/W	0x0000.0000	I2C Master Interrupt Mask	361
0x014	I2CMRIS	RO	0x0000.0000	I2C Master Raw Interrupt Status	362
0x018	I2CMMIS	RO	0x0000.0000	I2C Master Masked Interrupt Status	363
0x01C	I2CMICR	WO	0x0000.0000	I2C Master Interrupt Clear	364
0x020	I2CMCR	R/W	0x0000.0000	I2C Master Configuration	365
I ² C Slave					
0x000	I2CSOAR	R/W	0x0000.0000	I2C Slave Own Address	367
0x004	I2CSCSR	RO	0x0000.0000	I2C Slave Control/Status	368
0x008	I2CSDR	R/W	0x0000.0000	I2C Slave Data	370
0x00C	I2CSIMR	R/W	0x0000.0000	I2C Slave Interrupt Mask	371

Offset	Name	Туре	Reset	Description	See page
0x010	I2CSRIS	RO	0x0000.0000	I2C Slave Raw Interrupt Status	372
0x014	I2CSMIS	RO	0x0000.0000	I2C Slave Masked Interrupt Status	373
0x018	I2CSICR	WO	0x0000.0000	I2C Slave Interrupt Clear	374

14.5 Register Descriptions (I²C Master)

The remainder of this section lists and describes the I^2C master registers, in numerical order by address offset. See also "Register Descriptions (I^2C Slave)" on page 366.

Register 1: I²C Master Slave Address (I2CMSA), offset 0x000

This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which determines if the next operation is a Receive (High), or Send (Low).

I2C	Master	Slave	Address	(I2CM	SA)											
Offse	laster 0 b t 0x000 R/W, rese		002.0000 0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	rved	I		1	r	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		• •			•	•	SA	, 1	•	•	R/S
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	U	0	0	0	0	0	0	U	0	0	0	U	0	U	U	0
_					-		-	_								
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served a	with futu	ure prod	ucts, the	value of	a reserv	•	
								prec		51035 41	cau-mot	any-write	operatio			
	7:1		SA		R/	W	0	I ² C	Slave Ac	dress						
								This	field sp	ecifies bi	ts A6 th	rough A0) of the s	lave add	Iress.	
	0		R/5	6	R/	W	0	Rec	eive/Ser	nd						
								The (Lov	R∕Sbit v).	specifies	s if the ne	ext opera	ation is a	Receive	e (High)	or Send
								Val	ue Desc	ription						
									~							

- 0 Send.
- 1 Receive.

Register 2: I²C Master Control/Status (I2CMCS), offset 0x004

This register accesses four control bits when written, and accesses seven status bits when read.

The status register consists of seven bits, which when read determine the state of the I²C bus controller.

The control register consists of four bits: the RUN, START, STOP, and ACK bits. The START bit causes the generation of the START, or REPEATED START condition.

The STOP bit determines if the cycle stops at the end of the data cycle, or continues on to a burst. To generate a single send cycle, the I^2C Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is set to 0, and the Control register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt pin becomes active and the data may be read from the I2CMDR register. When the I^2C module operates in Master receiver mode, the ACK bit must be set normally to logic 1. This causes the I^2C bus controller to send an acknowledge automatically after each byte. This bit must be reset when the I^2C bus controller requires no further data to be sent from the slave transmitter.

Reads

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000

Offset 0x004 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		т т		r r	rese	rved	r r		1			i	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	-	-	-	-	-	-		-	-	-	-	-	-	-	-	-
I	15	14	13	12	11 reserved	10	9	8	7	6 BUSBSY	5 IDLE	4 ARBLST	3 DATACK	2 ADRACK	1 ERROR	0 BUSY
Turne	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Тур	be	Reset	Des	cription							
	31:7		reserv	/ed	R	C	0x00	Soft	ware sh	ould not r	elv on t	he value	of a res	erved bit		vide
	•						0.000	com	patibility	/ with futu	re prod	ucts, the	value of	a reserv	•	
								pres	erved a	cross a re	ead-mod	dify-write	operatio	on.		
	6		BUSB	SY	R	C	0	Bus	Busy							
								This	bit spe	cifies the	state of	the I ² C I	ous. If se	et, the bu	s is busy	/;
									rwise, t P cond	he bus is	idle. Th	e bit cha	nges bas	sed on th	ne STAR	T and
										110115.						
	5		IDL	E	R	C	0	I ² C	dle							
										cifies the			ate. If set	t, the cor	ntroller is	idle;
								othe	rwise th	e controll	er is no	t idle.				
	4		ARBL	ST	R	C	0	Arbi	tration L	.ost						
									•	cifies the otherwise					e controll	er lost

Bit/Field	Name	Туре	Reset	Description
3	DATACK	RO	0	Acknowledge Data
				This bit specifies the result of the last data operation. If set, the transmitted data was not acknowledged; otherwise, the data was acknowledged.
2	ADRACK	RO	0	Acknowledge Address
				This bit specifies the result of the last address operation. If set, the transmitted address was not acknowledged; otherwise, the address was acknowledged.
1	ERROR	RO	0	Error
				This bit specifies the result of the last bus operation. If set, an error occurred on the last operation; otherwise, no error was detected. The error can be from the slave address not being acknowledged, the transmit data not being acknowledged, or because the controller lost arbitration.
0	BUSY	RO	0	I ² C Busy
				This bit specifies the state of the controller. If set, the controller is busy; otherwise, the controller is idle. When the BUSY bit is set, the other status bits are not valid.

Writes

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	, , ,		г г	rese	rved	1		1	r 1	1	1	
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			i	Î	1 1 1	res	erved			I .		i	ACK	STOP	START	RUN
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
E	8it/Field		Nan	ne	Ту	be	Reset	Des	cription							
	31:4		reser	ved	W	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	3		AC	к	W	0	0	Data	a Acknov	wledge E	nable					
												ata byte t oding in T				natically
	2		STC	P	W	0	0	Gen	erate ST	ГОР						
									-	auses the Table 14	•	ation of th ige 357.	ne STOF	P condition	on. See f	ïeld

Bit/Field	Name	Туре	Reset	Description
1	START	WO	0	Generate START
				When set, causes the generation of a START or repeated START condition. See field decoding in Table 14-3 on page 357.
0	RUN	WO	0	I ² C Master Enable
				When set, allows the master to send or receive data. See field decoding in Table 14-3 on page 357.

Table 14-3. Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)

Current	I2CMSA[0]		I2CMC	S[3:0]		Description				
State	R/S	ACK	STOP	START	RUN	1				
Idle	0	X ^a	0	1	1	START condition followed by SEND (master goes to the Master Transmit state).				
	0	х	1	1	1	START condition followed by a SEND and STOP condition (master remains in Idle state).				
	1	0	0	1	1	START condition followed by RECEIVE operation with negative ACK (master goes to the Master Receive state).				
	1	0	1	1	1	START condition followed by RECEIVE and STOP condition (master remains in Idle state).				
	1	1	0	1	1	START condition followed by RECEIVE (master goes to the Master Receive state).				
	1	1	1	1	1	Illegal.				
	All other co	mbination	s not listed	are non-o	perations.	NOP.				
Master Transmit	х	х	0	0	1	SEND operation (master remains in Master Transmit state).				
	Х	Х	1	0	0	STOP condition (master goes to Idle state).				
	х	х	1	0	1	SEND followed by STOP condition (master goes to Idle state).				
	0	х	0	1	1	Repeated START condition followed by a SEND (master remains in Master Transmit state).				
	0	Х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).				
	1	0	0	1	1	Repeated START condition followed by a RECEIVE operation with a negative ACK (master goes to Master Receive state).				
	1	0	1	1	1	Repeated START condition followed by a SEND and STOP condition (master goes to Idle state).				
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master goes to Master Receive state).				
	1	1	1	1	1	Illegal.				
	All other co	mbination	s not listed	are non-o	perations.	NOP.				

Current	t 12CMSA[0] 12CMCS[3:0]			Description		
State	R/S	ACK	STOP	START	RUN	
Master Receive	Х	0	0	0	1	RECEIVE operation with negative ACK (master remains in Master Receive state).
	Х	Х	1	0	0	STOP condition (master goes to Idle state). ^b
	Х	0	1	0	1	RECEIVE followed by STOP condition (master goes to Idle state).
	Х	1	0	0	1	RECEIVE operation (master remains in Master Receive state).
	Х	1	1	0	1	Illegal.
	1	0	0	1	1	Repeated START condition followed by RECEIVE operation with a negative ACK (master remains in Master Receive state).
	1	0	1	1	1	Repeated START condition followed by RECEIVE and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master remains in Master Receive state).
	0	Х	0	1	1	Repeated START condition followed by SEND (master goes to Master Transmit state).
	0	Х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).
	All other co	mbination	s not listed	are non-op	berations.	NOP.

a. An X in a table cell indicates the bit can be 0 or 1.

b. In Master Receive mode, a STOP condition should be generated only after a Data Negative Acknowledge executed by the master or an Address Negative Acknowledge executed by the slave.

Register 3: I²C Master Data (I2CMDR), offset 0x008

This register contains the data to be transmitted when in the Master Transmit state, and the data received when in the Master Receive state.

I2C Master Data (I2CMDR)																		
I2C Master 0 base: 0x4002.0000 Offset 0x008 Type R/W, reset 0x0000.0000																		
Туре	R/W, rese	et 0x000	0.0000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[reserved														'			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
[reserved									DATA								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
В	Bit/Field	eld Name			Туре		Reset	Des	Description									
31:8			reserved			RO 0x00		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
	7:0		DATA		R/W		0x00	Data	Data Transferred									
								Data	Data transferred during transaction.									

I2C Master Timer Period (I2CMTPR)

Register 4: I²C Master Timer Period (I2CMTPR), offset 0x00C

This register specifies the period of the SCL clock.

I2C Master 0 base: 0x4002.0000 Offset 0x00C Type R/W, reset 0x0000.0001																		
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
reserved													•					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Reset						-	0	U	0	0	0	U	U	U	U	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	reserved								TPR									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W	R/W 0	R/W 0	R/W 0	R/W		
Resei	U	0	0	0	0	0	0	0	0	0	0	0	0	0	U	1		
E	Bit/Field 31:8		Name reserved		Type RO		Reset 0x00	Soft com	Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
7:0			TPR		R/W		0x1	SCL	SCL Clock Period									
									This field specifies the period of the SCL clock.									
SCL_PRD = 2*(1 + TPR)*(SCL_LP + SCL_HP											CL_HP)*	CLK_PF	D					
									where:									
							SCL	SCL_PRD is the SCL line period (I ² C clock).										
								TPR	TPR is the Timer Period register value (range of 1 to 255).									
								SCL	SCL_LP is the SCL Low period (fixed at 6).									
									SCL_HP is the SCL High period (fixed at 4).									
									,									

Register 5: I²C Master Interrupt Mask (I2CMIMR), offset 0x010

This register controls whether a raw interrupt is promoted to a controller interrupt.

Offse	t 0x010	base: 0x4 et 0x0000	002.0000 0.0000	,	,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Î	ſ	Î	i i		i i	reser	ved			1	1	ì	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	T	1	, , , , , , , , , , , , , , , , , , ,		1 1	reserved				1	1	r	1	ІМ
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	be	Reset	Desc	cription							
	31:1		reserv	ved	R	С	0x00	com	patibility	with futu	ure prod	the value lucts, the dify-write	value of	a reserv	•	
	0		IM		R/	N	0	Inter	rupt Ma	sk						
												aw interru s not mas	• •			

otherwise, the interrupt is masked.

November 14, 2008

I2C Master Interrupt Mask (I2CMIMR)

Register 6: I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014

This register specifies whether an interrupt is pending.

I2C Master 0 base: 0x4002.0000 Offset 0x014 Type RO, reset 0x0000.0000

1,900	110,1000	. 0//0000	.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	rved			1				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1				1 1	reserved	1			1				RIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	be	Reset	Des	cription							
	31:1		reserv	/ed	R	C	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	0		RIS	6	R	С	0	Raw	/ Interrup	ot Status						
									•			rrupt sta			•	

master block. If set, an interrupt is pending; otherwise, an interrupt is not pending.

Register 7: I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018

This register specifies whether an interrupt was signaled.

	t 0x018 RO, rese	et 0x0000.	.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[r	1	r	, , , , , , , , , , , , , , , , , , ,		r r	rese	rved			1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	1	r))]		r r	reserved				1		I	1	MIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	lit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:1		reser	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	0		MIS	5	R	0	0	Mas	ked Inte	rrupt Sta	itus					
								This	bit spec	fies the i	raw inter	rupt state	e (after m	nasking)	of the I ² C	master

This bit specifies the raw interrupt state (after masking) of the l^2C master block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.

I2C Master Interrupt Clear (I2CMICR)

Register 8: I²C Master Interrupt Clear (I2CMICR), offset 0x01C

This register clears the raw interrupt.

Offse	Master 0 b et 0x01C WO, rese		4002.0000 0.0000		·											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, ,				, ,	rese	rved		1	1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			, ,				, , , ,	reserved				1		1	1	IC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ty	ре	Reset	Des	cription							
	31:1		reserv	ved	R	C	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	f a reserv	•	vide hould be
	0		IC		W	0	0	Inter	rupt Cle	ar						
								This	bit cont	ols the o	clearing	of the ray	v interru	pt. A wri	ite of 1 cl	ears the

This bit controls the clearing of the raw interrupt. A write of 1 clears the interrupt; otherwise, a write of 0 has no affect on the interrupt state. A read of this register returns no meaningful data.

Register 9: I²C Master Configuration (I2CMCR), offset 0x020

This register configures the mode (Master or Slave) and sets the interface for test mode loopback.

I2C N Offse	Master 0 b t 0x020 R/W, res	ase: 0x4			·Γ)											
71	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1				· · ·	rese	erved		1	l .	1	1 1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					rese	rved					SFE	MFE		reserved		LPBK
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:6		reserv	ved	R	0	0x00	com		with futu	ure prod	ucts, the	value of	erved bit. f a reserve on.	•	
	5		SFE	Ξ	R/	W	0	I ² C	Slave Fu	inction E	nable					
														perate in mode is c		
	4		MFI	Ξ	R/	W	0	I ² C	Master F	unction	Enable					
								set,		node is e	enabled;	otherwi		perate in l ter mode i		
	3:1		reserv	ved	R	0	0x00	com		with futu	ure prod	ucts, the	value of	erved bit. f a reserve on.	•	
	0		LPB	к	R/	W	0	I ² C	Loopbac	k						
								Loo	pback m	ode. If s	et, the de	evice is p	out in a t	rating nor test mode normally.	loopba	

November 14, 2008

I2C Master Configuration (I2CMCR)

14.6 Register Descriptions (I²C Slave)

The remainder of this section lists and describes the I^2C slave registers, in numerical order by address offset. See also "Register Descriptions (I^2C Master)" on page 353.

Register 10: I²C Slave Own Address (I2CSOAR), offset 0x000

This register consists of seven address bits that identify the Stellaris[®] I^2C device on the I^2C bus.

I2C S Offse	lave 0 b t 0x000		002.0800	(I2CSO	AR)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	ſ	ſ	т т 1		1 1	rese	rved	ſ	l .	1	1 1 1		ſ	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	T	ſ	reserved		1 1				r	1	OAR		ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field	I	Na	ime	Тур	be	Reset	Des	cription							
	31:7		rese	erved	R	C	0x00	com	patibility	with fut	ure prod	lucts, the	of a rese value of operatio	a reser	•	vide hould be
	6:0		0/	AR	R/	N	0x00	I ² C	Slave O	wn Addre	ess					
								This	field sp	ecifies bi	its A6 th	rough A) of the sl	ave ad	dress.	

Register 11: I²C Slave Control/Status (I2CSCSR), offset 0x004

This register accesses one control bit when written, and three status bits when read.

The read-only Status register consists of three bits: the FBR, RREQ, and TREQ bits. The First Byte Received (FBR) bit is set only after the Stellaris[®] device detects its own slave address and receives the first data byte from the l²C master. The Receive Request (RREQ) bit indicates that the Stellaris[®] l²C device has received a data byte from an l²C master. Read one data byte from the l²C Slave Data (I2CSDR) register to clear the RREQ bit. The Transmit Request (TREQ) bit indicates that the Stellaris[®] l²C device is addressed as a Slave Transmitter. Write one data byte into the l²C Slave Data (I2CSDR) register to clear the TREQ bit.

The write-only Control register consists of one bit: the DA bit. The DA bit enables and disables the Stellaris[®] I^2C slave operation.

Reads

I2C S Offse	Slave C ilave 0 ba t 0x004 RO, reset	se: 0x400		I2CSC	SR)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	· · · ·		•					rese	rved		•				•	•
Туре I	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'		•				reserved				'			FBR	TREQ	RREQ
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	31:3		Nam	ved	Ty R	0	Reset 0x00	Soft com pres	patibility erved ac	with futu cross a r	ure produ	ucts, the	of a reso value of operatio	a reserv	•	
	2		FBF	۲	R	0	0	First	t Byte Re	eceived						
								This	bit is onl n data h	y valid w as been	hen the I read fro	RREQ bit i m the I2	e slave's is set, an CSDR re e transm	d is auto gister.	matically	
	1		TRE	Q	R	0	0	Trar	nsmit Re	quest						
								tran: tran: beei	smit requ smitter a	uests. If a nd uses to the I2	set, the l clock str	² C unit h etching	slave with has been to delay Otherwise	address the mast	sed as a ter until d	slave data has

Bit/Field	Name	Туре	Reset	Description
0	RREQ	RO	0	Receive Request
				This bit specifies the status of the I^2C slave with regards to outstanding receive requests. If set, the I^2C unit has outstanding receive data from the I^2C master and uses clock stretching to delay the master until the data has been read from the I2CSDR register. Otherwise, no receive data is outstanding.

Writes


I2C S Offse	Slave (Slave 0 ba t 0x004 WO, rese	ise: 0x40		(I2CSC	SR)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		i i		Î	i I		Ì	resei	rved		Î	1	1	r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		i -		Ì	i I	ſ	Ĩ	reserved			r	Ì	1	ſ	Î	DA
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO
Reset E	⁰ Bit/Field	0	o Nar	o ne	0 Ty	o pe	0 Reset	0 Desc	0 cription	0	0	0	0	0	0	0
	31:1		reser	ved	R	0	0x00	com	patibility	with fut	ure proc	the value lucts, the odify-write	value of	f a reser	•	
	0		DA	4	W	0	0	Devi	ce Activ	е						
								Valu	ue Desc	ription	_					

0 Disables the I²C slave operation.

1 Enables the I²C slave operation.

Register 12: I²C Slave Data (I2CSDR), offset 0x008

This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.



Register 13: I²C Slave Interrupt Mask (I2CSIMR), offset 0x00C

This register controls whether a raw interrupt is promoted to a controller interrupt.

Offse	Blave 0 ba t 0x00C R/W, rese															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1 1				1 1	rese	rved						1	r i
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1 1				1 1	reserved					1		T	DATAIM
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Тур	be	Reset	Des	cription							
	31:1		reserv	ved	R	C	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	vide hould be
	0		DATA	IM	R/	N	0	Data	a Interrup	ot Mask						
								This	bit cont	rols whe	ther the	raw inter	rupt for	data rec	eived ar	nd data

This bit controls whether the raw interrupt for data received and data requested is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.

I2C Slave Interrupt Mask (I2CSIMR)

I2C Slave Raw Interrupt Status (I2CSRIS)

Register 14: I²C Slave Raw Interrupt Status (I2CSRIS), offset 0x010

This register specifies whether an interrupt is pending.

Offse	Blave 0 ba t 0x010 RO, rese															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1				resei	rved	I	1			1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	1			1	reserved			1	1		1	1	DATARIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset E	⁰ Bit/Field	0	o Nan	o ne	o Typ	0 De	0 Reset	0 Desc	0 cription	0	0	0	0	0	0	0
	31:1		reserv	ved	R	C	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	f a reser	•	vide hould be
	0		DATA	RIS	R	C	0			terrupt S		errupt sta	to for da	ta raasi	ad and	data

This bit specifies the raw interrupt state for data received and data requested (prior to masking) of the I^2C slave block. If set, an interrupt is pending; otherwise, an interrupt is not pending.

November 14, 2008

Register 15: I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x014

This register specifies whether an interrupt was signaled.

I2C Slave Masked Interrupt Status (I2CSMIS)

I2C Slave 0 base: 0x4002.0800

	et 0x014 RO, rese	et 0x0000	.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	I	1			1 1	rese	rved		1	1		I	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1				reserved			1			ı	1	DATAMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
F	Bit/Field		Nan		Tv	ре	Reset	Dee	cription							
L			Indi		i y	þe	116361	Des	cription							
31:1			reserved RO		0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	0		DATA	MIS	R	0	0	Data	a Maske	d Interru	pt Status	6				
									•							equested


This bit specifies the interrupt state for data received and data requested (after masking) of the I²C slave block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.

November 14, 2008

I2C Slave Interrupt Clear (I2CSICR)

Register 16: I²C Slave Interrupt Clear (I2CSICR), offset 0x018

This register clears the raw interrupt. A read of this register returns no meaningful data.




This bit controls the clearing of the raw interrupt for data received and data requested. When set, it clears the DATARIS interrupt bit; otherwise, it has no effect on the DATARIS bit value.

15 Pin Diagram

The LM3S828 microcontroller pin diagram is shown below.

Figure 15-1. 48-Pin QFP Package Pin Diagram



LM3S828

16 Signal Tables

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register.

Important: All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

Table 16-1 on page 376 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Table 16-2 on page 378 lists the signals in alphabetical order by signal name.

Table 16-3 on page 379 groups the signals by functionality, except for GPIOs. Table 16-4 on page 381 lists the GPIO pins and their alternate functionality.

Pin Number	Pin Name	Pin Type	Buffer Type	Description
1	ADC0	I	Analog	Analog-to-digital converter input 0.
2	ADC1	I	Analog	Analog-to-digital converter input 1.
3	ADC2	I	Analog	Analog-to-digital converter input 2.
4	ADC3	I	Analog	Analog-to-digital converter input 3.
5	RST	I	TTL	System reset input.
6	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 µF or greater.
7	VDD	-	Power	Positive supply for I/O and some logic.
8	GND	-	Power	Ground reference for logic and I/O pins.
9	OSC0	I	Analog	Main oscillator crystal input or an external clock reference input.
10	OSC1	0	Analog	Main oscillator crystal output.
11	PC7	I/O	TTL	GPIO port C bit 7
	CCP4	I/O	TTL	Capture/Compare/PWM 4
12	PC6	I/O	TTL	GPIO port C bit 6
	CCP3	I/O	TTL	Capture/Compare/PWM 3
13	PC5	I/O	TTL	GPIO port C bit 5
	CCP1	I/O	TTL	Capture/Compare/PWM 1
14	PC4	I/O	TTL	GPIO port C bit 4
15	VDD	-	Power	Positive supply for I/O and some logic.
16	GND	-	Power	Ground reference for logic and I/O pins.
17	PAO	I/O	TTL	GPIO port A bit 0
	UORx	I	TTL	UART module 0 receive
18	PA1	I/O	TTL	GPIO port A bit 1
	UOTx	0	TTL	UART module 0 transmit
19	PA2	I/O	TTL	GPIO port A bit 2
	SSIClk	I/O	TTL	SSI clock
20	PA3	I/O	TTL	GPIO port A bit 3
	SSIFss	I/O	TTL	SSI frame

Table 16-1. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type	Description
21	PA4	I/O	TTL	GPIO port A bit 4
	SSIRx	1	TTL	SSI module 0 receive
22	PA5	I/O	TTL	GPIO port A bit 5
	SSITx	0	TTL	SSI module 0 transmit
23	VDD	-	Power	Positive supply for I/O and some logic.
24	GND	-	Power	Ground reference for logic and I/O pins.
25	PDO	I/O	TTL	GPIO port D bit 0
26	PD1	I/O	TTL	GPIO port D bit 1
27	PD2	I/O	TTL	GPIO port D bit 2
	UlRx	1	TTL	UART module 1 receive.
28	PD3	I/O	TTL	GPIO port D bit 3
	UlTx	0	TTL	UART module 1 transmit.
29	PB0	I/O	TTL	GPIO port B bit 0
	CCP0	I/O	TTL	Capture/Compare/PWM 0
30	PB1	I/O	TTL	GPIO port B bit 1
	CCP2	I/O	TTL	Capture/Compare/PWM 2
31	GND	-	Power	Ground reference for logic and I/O pins.
32	VDD	-	Power	Positive supply for I/O and some logic.
33	PB2	I/O	TTL	GPIO port B bit 2
	12CSCL	I/O	OD	I2C module 0 clock
34	PB3	I/O	TTL	GPIO port B bit 3
	12CSDA	I/O	OD	I2C module 0 data
35	PE0	I/O	TTL	GPIO port E bit 0
36	PE1	I/O	TTL	GPIO port E bit 1
37	PC3	I/O	TTL	GPIO port C bit 3
	TDO	0	TTL	JTAG TDO and SWO
	SWO	0	TTL	JTAG TDO and SWO
38	PC2	I/O	TTL	GPIO port C bit 2
	TDI	1	TTL	JTAG TDI
39	PC1	I/O	TTL	GPIO port C bit 1
	TMS	I/O	TTL	JTAG TMS and SWDIO
	SWDIO	I/O	TTL	JTAG TMS and SWDIO
40	PC0	I/O	TTL	GPIO port C bit 0
	TCK	1	TTL	JTAG/SWD CLK
	SWCLK	I	TTL	JTAG/SWD CLK
41	PB7	I/O	TTL	GPIO port B bit 7
	TRST	1	TTL	JTAG TRSTn
42	PB6	I/O	TTL	GPIO port B bit 6
43	PB5	I/O	TTL	GPIO port B bit 5
	CCP5	I/O	TTL	Capture/Compare/PWM 5
44	PB4	I/O	TTL	GPIO port B bit 4
45	ADC7	I	Analog	ADC 7 input

Pin Number	Pin Name	Pin Type	Buffer Type	Description
46	ADC6	I	Analog	ADC 6 input
47	ADC5	I	Analog	ADC 5 input
48	ADC4	I	Analog	ADC 4 input

Table 16-2. Signals by Signal Name

Pin Name	Pin Number	Pin Type	Buffer Type	Description
ADC0	1	I	Analog	Analog-to-digital converter input 0.
ADC1	2	I	Analog	Analog-to-digital converter input 1.
ADC2	3	I	Analog	Analog-to-digital converter input 2.
ADC3	4	I	Analog	Analog-to-digital converter input 3.
ADC4	48	I	Analog	ADC 4 input
ADC5	47	I	Analog	ADC 5 input
ADC6	46	I	Analog	ADC 6 input
ADC7	45	I	Analog	ADC 7 input
CCP0	29	I/O	TTL	Capture/Compare/PWM 0
CCP1	13	I/O	TTL	Capture/Compare/PWM 1
CCP2	30	I/O	TTL	Capture/Compare/PWM 2
CCP3	12	I/O	TTL	Capture/Compare/PWM 3
CCP4	11	I/O	TTL	Capture/Compare/PWM 4
CCP5	43	I/O	TTL	Capture/Compare/PWM 5
GND	8	-	Power	Ground reference for logic and I/O pins.
GND	16	-	Power	Ground reference for logic and I/O pins.
GND	24	-	Power	Ground reference for logic and I/O pins.
GND	31	-	Power	Ground reference for logic and I/O pins.
I2CSCL	33	I/O	OD	I2C module 0 clock
I 2CSDA	34	I/O	OD	I2C module 0 data
LDO	6	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater.
OSC0	9	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	10	0	Analog	Main oscillator crystal output.
PAO	17	I/O	TTL	GPIO port A bit 0
PA1	18	I/O	TTL	GPIO port A bit 1
PA2	19	I/O	TTL	GPIO port A bit 2
PA3	20	I/O	TTL	GPIO port A bit 3
PA4	21	I/O	TTL	GPIO port A bit 4
PA5	22	I/O	TTL	GPIO port A bit 5
PBO	29	I/O	TTL	GPIO port B bit 0
PB1	30	I/O	TTL	GPIO port B bit 1
PB2	33	I/O	TTL	GPIO port B bit 2
PB3	34	I/O	TTL	GPIO port B bit 3
PB4	44	I/O	TTL	GPIO port B bit 4

Pin Name	Pin Number	Pin Type	Buffer Type	Description
PB5	43	I/O	TTL	GPIO port B bit 5
PB6	42	I/O	TTL	GPIO port B bit 6
PB7	41	I/O	TTL	GPIO port B bit 7
PCO	40	I/O	TTL	GPIO port C bit 0
PC1	39	I/O	TTL	GPIO port C bit 1
PC2	38	I/O	TTL	GPIO port C bit 2
PC3	37	I/O	TTL	GPIO port C bit 3
PC4	14	I/O	TTL	GPIO port C bit 4
PC5	13	I/O	TTL	GPIO port C bit 5
PC6	12	I/O	TTL	GPIO port C bit 6
PC7	11	I/O	TTL	GPIO port C bit 7
PDO	25	I/O	TTL	GPIO port D bit 0
PD1	26	I/O	TTL	GPIO port D bit 1
PD2	27	I/O	TTL	GPIO port D bit 2
PD3	28	I/O	TTL	GPIO port D bit 3
PEO	35	I/O	TTL	GPIO port E bit 0
PE1	36	I/O	TTL	GPIO port E bit 1
RST	5	I	TTL	System reset input.
SSIClk	19	I/O	TTL	SSI clock
SSIFss	20	I/O	TTL	SSI frame
SSIRx	21	I	TTL	SSI module 0 receive
SSITx	22	0	TTL	SSI module 0 transmit
SWCLK	40	I	TTL	JTAG/SWD CLK
SWDIO	39	I/O	TTL	JTAG TMS and SWDIO
SWO	37	0	TTL	JTAG TDO and SWO
TCK	40	I	TTL	JTAG/SWD CLK
TDI	38	I	TTL	JTAG TDI
TDO	37	0	TTL	JTAG TDO and SWO
TMS	39	I/O	TTL	JTAG TMS and SWDIO
TRST	41	I	TTL	JTAG TRSTn
UORx	17	I	TTL	UART module 0 receive
UOTx	18	0	TTL	UART module 0 transmit
UlRx	27	I	TTL	UART module 1 receive.
UlTx	28	0	TTL	UART module 1 transmit.
VDD	7	-	Power	Positive supply for I/O and some logic.
VDD	15	-	Power	Positive supply for I/O and some logic.
VDD	23	-	Power	Positive supply for I/O and some logic.
VDD	32	-	Power	Positive supply for I/O and some logic.

Table 16-3. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
ADC	ADC0	1	I	Analog	Analog-to-digital converter input 0.

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
	ADC1	2	I	Analog	Analog-to-digital converter input 1.
	ADC2	3	I	Analog	Analog-to-digital converter input 2.
	ADC 3	4	I	Analog	Analog-to-digital converter input 3.
	ADC4	48	I	Analog	ADC 4 input
	ADC5	47	I	Analog	ADC 5 input
	ADC6	46	I	Analog	ADC 6 input
	ADC7	45	I	Analog	ADC 7 input
General-Purpose	CCP0	29	I/O	TTL	Capture/Compare/PWM 0
Timers	CCP1	13	I/O	TTL	Capture/Compare/PWM 1
	CCP2	30	I/O	TTL	Capture/Compare/PWM 2
	CCP3	12	I/O	TTL	Capture/Compare/PWM 3
	CCP4	11	I/O	TTL	Capture/Compare/PWM 4
	CCP5	43	I/O	TTL	Capture/Compare/PWM 5
I2C	I2CSCL	33	I/O	OD	I2C module 0 clock
	I2CSDA	34	I/O	OD	I2C module 0 data
JTAG/SWD/SWO	SWCLK	40	I	TTL	JTAG/SWD CLK
	SWDIO	39	I/O	TTL	JTAG TMS and SWDIO
	SWO	37	0	TTL	JTAG TDO and SWO
	TCK	40	I	TTL	JTAG/SWD CLK
	TDI	38	1	TTL	JTAG TDI
	TDO	37	0	TTL	JTAG TDO and SWO
	TMS	39	I/O	TTL	JTAG TMS and SWDIO
Power	GND	8	-	Power	Ground reference for logic and I/O pins.
	GND	16	-	Power	Ground reference for logic and I/O pins.
	GND	24	-	Power	Ground reference for logic and I/O pins.
	GND	31	-	Power	Ground reference for logic and I/O pins.
	LDO	6	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater.
	VDD	7	-	Power	Positive supply for I/O and some logic.
	VDD	15	-	Power	Positive supply for I/O and some logic.
	VDD	23	-	Power	Positive supply for I/O and some logic.
	VDD	32	-	Power	Positive supply for I/O and some logic.
SSI	SSIClk	19	I/O	TTL	SSI clock
	SSIFss	20	I/O	TTL	SSI frame
	SSIRx	21	I	TTL	SSI module 0 receive
	SSITx	22	0	TTL	SSI module 0 transmit
System Control & Clocks	OSC0	9	I	Analog	Main oscillator crystal input or an external clock reference input.
	OSC1	10	0	Analog	Main oscillator crystal output.
	RST	5	I	TTL	System reset input.
	TRST	41	I	TTL	JTAG TRSTn
UART	UORx	17	I	TTL	UART module 0 receive

Function	Function Pin Name		Pin Type	Buffer Type	Description
	UOTx	18	0	TTL	UART module 0 transmit
	UlRx	Rx 27 I		TTL	UART module 1 receive.
	UlTx	28	0	TTL	UART module 1 transmit.

Table 16-4. GPIO Pins and Alternate Functions

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PAO	17	UORx	
PA1	18	UOTx	
PA2	19	SSIClk	
PA3	20	SSIFss	
PA4	21	SSIRx	
PA5	22	SSITx	
PBO	29	CCP0	
PB1	30	CCP2	
PB2	33	I2CSCL	
PB3	34	I2CSDA	
PB4	44		
PB5	43	CCP5	
PB6	42		
PB7	41	TRST	
PCO	40	TCK	SWCLK
PC1	39	TMS	SWDIO
PC2	38	TDI	
PC3	37	TDO	SWO
PC4	14		
PC5	13	CCP1	
PC6	12	CCP3	
PC7	11	CCP4	
PDO	25		
PD1	26		
PD2	27	UlRx	
PD3	28	UlTx	
PEO	35		
PE1	36		

17 Operating Characteristics

Table 17-1. Temperature Characteristics

Characteristic ^a	Symbol	Value	Unit
Industrial operating temperature range	T _A	-40 to +85	°C
Extended operating temperature range	T _A	-40 to +105	°C

a. Maximum storage temperature is 150°C.

Table 17-2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) ^a	Θ _{JA}	50	°C/W
Average junction temperature ^b	TJ	$T_A + (P_AVG \bullet \Theta_JA)$	°C
Maximum junction temperature	T _{JMAX}	115 c	°C

a. Junction to ambient thermal resistance θ_{JA} numbers are determined by a package simulator.

b. Power dissipation is a function of temperature.

c. T_{JMAX} calculation is based on power consumption values and conditions as specified in "Power Specifications" on page 383 of the data sheet.

18 Electrical Characteristics

18.1 DC Characteristics

18.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

Note: The device is not guaranteed to operate properly at the maximum ratings.

Table 18-1. Maximum Ratings

Characteristic ^a	Symbol	Value	Unit
Supply voltage range (V _{DD})	V _{DD}	0.0 to +3.6	V
Input voltage	V _{IN}	-0.3 to 5.5	V
Maximum current for pins, excluding pins operating as GPIOs	I	100	mA
Maximum current for GPIO pins	I	100	mA

a. Voltages are measured with respect to GND.

Important: This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or V_{DD}).

18.1.2 Recommended DC Operating Conditions

Table 18-2. Recommended DC Operating Conditions

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{DD}	Supply voltage	3.0	3.3	3.6	V
V _{IH}	High-level input voltage	2.0	-	5.0	V
V _{IL}	Low-level input voltage	-0.3	-	1.3	V
V _{SIH}	High-level input voltage for Schmitt trigger inputs	0.8 * V _{DD}	-	V _{DD}	V
V _{SIL}	Low-level input voltage for Schmitt trigger inputs	0	-	0.2 * V _{DD}	V
V _{OH}	High-level output voltage	2.4	-	-	V
V _{OL}	Low-level output voltage	-	-	0.4	V
I _{OH}	High-level source current, V _{OH} =2.4 V				
	2-mA Drive	2.0	-	-	mA
	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA
I _{OL}	Low-level sink current, V _{OL} =0.4 V				
	2-mA Drive	2.0	-	-	mA
	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA

18.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

Table 18-3. LDO Regulator Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
V _{LDOOUT}	Programmable internal (logic) power supply output value	2.25	-	2.75	V
	Output voltage accuracy	-	2%	-	%
t _{PON}	ower-on time		-	100	μs
t _{ON}	Time on	-	-	200	μs
t _{OFF}	Time off	-	-	100	μs
V _{STEP}	Step programming incremental voltage		50	-	mV
C _{LDO}	External filter capacitor size for internal power supply	1.0	-	3.0	μF

18.1.4 Power Specifications

The power measurements specified in the tables that follow are run on the core processor using SRAM with the following specifications (except as noted):

- V_{DD} = 3.3 V
- Temperature = 25°C

Table 18-4. Detailed Power Specifications

Parameter	Parameter Name	Conditions	Nom	Мах	Unit
I _{DD_RUN}	Run mode 1 (Flash loop)	LDO = 2.50 V	95	110	mA
		Code = while(1){} executed in Flash			
		Peripherals = All clock-gated ON			
		System Clock = 50 MHz (with PLL)			
	Run mode 2 (Flash loop)	LDO = 2.50 V	60	75	mA
		Code = while(1){} executed in Flash			
		Peripherals = All clock-gated OFF			
		System Clock = 50 MHz (with PLL)			
	Run mode 1 (SRAM loop)	LDO = 2.50 V	85	95	mA
		Code = while(1){} executed in SRAM			
		Peripherals = All clock-gated ON			
		System Clock = 50 MHz (with PLL)			
	Run mode 2 (SRAM loop)	LDO = 2.50 V	50	60	mA
		Code = while(1){} executed in SRAM			
		Peripherals = All clock-gated OFF			
		System Clock = 50 MHz (with PLL)			
I _{DD_SLEEP}	Sleep mode	LDO = 2.50 V	19	22	mA
		Peripherals = All clock-gated OFF			
		System Clock = 50 MHz (with PLL)			

Parameter	Parameter Name	Conditions	Nom	Max	Unit
IDD_DEEPSLEEP	Deep-Sleep mode	LDO = 2.25 V	950	1150	μA
		Peripherals = All OFF			
		System Clock = MOSC/16			

18.1.5 Flash Memory Characteristics

Table 18-5. Flash Memory Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
PE _{CYC}	Number of guaranteed program/erase cycles before failure ^a	10,000	100,000	-	cycles
T _{RET}	Data retention at average operating temperature of 85°C (industrial) or 105°C (extended)	10	-	-	years
T _{PROG}	Word program time	20	-	-	μs
T _{ERASE}	Page erase time	20	-	-	ms
T _{ME}	Mass erase time	200	-	-	ms


a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

18.2 AC Characteristics

18.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.

Figure 18-1. Load Conditions



18.2.2 Clocks

Table 18-6. Phase Locked Loop (PLL) Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{ref_crystal}	Crystal reference ^a	3.579545	-	8.192	MHz
f _{ref_ext}	External clock reference ^a	3.579545	-	8.192	MHz
f _{pll}	PLL frequency ^b	-	200	-	MHz
T _{READY}	PLL lock time	-	-	0.5	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register.

b. PLL frequency is automatically calculated by the hardware based on the XTAL field of the **RCC** register.

Parameter	Parameter Name	Min	Nom	Мах	Unit
f _{IOSC}	Internal oscillator frequency	7	12	22	MHz
f _{MOSC}	Main oscillator frequency	1	-	8	MHz
t _{MOSC_per}	Main oscillator period	125	-	1000	ns
f _{ref_crystal_bypass}	Crystal reference using the main oscillator (PLL in BYPASS mode)	1	-	8	MHz
f _{ref_ext_bypass}	External clock reference (PLL in BYPASS mode) ^a	0	-	50	MHz
f _{system_clock}	System clock	0	-	50	MHz


Table 18-7. Clock Characteristics

a. The ADC must be clocked from the PLL or directly from a 14-MHz to 18-MHz clock source to operate properly.

18.2.3 JTAG and Boundary Scan

Table 18-8. JTAG Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
J1	f _{тск}	TCK operational clock frequency	0	-	10	MHz
J2	t _{тск}	TCK operational clock period	100	-	-	ns
J3	t _{TCK_LOW}	TCK clock Low time	-	t _{TCK}	-	ns
J4	^t тск_нідн	TCK clock High time	-	t _{TCK}	-	ns
J5	t _{TCK_R}	TCK rise time	0	-	10	ns
J6	t _{TCK_F}	тск fall time	0	-	10	ns
J7	t _{TMS_SU}	TMS setup time to TCK rise	20	-	-	ns
J8	t _{TMS_HLD}	TMS hold time from TCK rise	20	-	-	ns
J9	t _{TDI_SU}	TDI setup time to TCK rise	25	-	-	ns
J10	t _{TDI_HLD}	TDI hold time from TCK rise	25	-	-	ns
J11	TCK fall to Data Valid from High-Z	2-mA drive	-	23	35	ns
t _{TDO_ZDV}		4-mA drive		15	26	ns
		8-mA drive		14	25	ns
		8-mA drive with slew rate control		18	29	ns
J12	TCK fall to Data Valid from Data Valid	2-mA drive	-	21	35	ns
t _{TDO_DV}		4-mA drive		14	25	ns
		8-mA drive		13	24	ns
		8-mA drive with slew rate control		18	28	ns
J13	TCK fall to High-Z from Data Valid	2-mA drive	-	9	11	ns
t _{TDO_DVZ}		4-mA drive		7	9	ns
		8-mA drive		6	8	ns
		8-mA drive with slew rate control		7	9	ns
J14	t _{TRST}	TRST assertion time	100	-	-	ns
J15	t _{TRST_SU}	TRST setup time to TCK rise	10	-	-	ns






Figure 18-3. JTAG Test Access Port (TAP) Timing





Figure 18-4. JTAG TRST Timing



18.2.4 Reset

Table 18	3-9. Reset	Characteristics
----------	------------	-----------------

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R1	V _{TH}	Reset threshold	-	2.0	-	V
R2	V _{BTH}	Brown-Out threshold	2.85	2.9	2.95	V
R3	T _{POR}	Power-On Reset timeout	-	10	-	ms
R4	T _{BOR}	Brown-Out timeout	-	500	-	μs
R5	T _{IRPOR}	Internal reset timeout after POR	15	-	30	ms
R6	T _{IRBOR}	Internal reset timeout after BOR ^a	2.5	-	20	μs

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R7	T _{IRHWR}	Internal reset timeout after hardware reset ($\overline{\mathtt{RST}}$ pin)	15	-	30	ms
R8	T _{IRSWR}	Internal reset timeout after software-initiated system reset a	2.5	-	20	μs
R9	T _{IRWDR}	Internal reset timeout after watchdog reset ^a	2.5	-	20	μs
R10	T _{IRLDOR}	Internal reset timeout after LDO reset ^a	2.5	-	20	μs
R11	T _{VDDRISE}	Supply voltage (V _{DD}) rise time (0 V-3.3 V)	-	-	100	ms

a. 20 * t _{MOSC_per}

Figure 18-5. External Reset Timing (RST)




Figure 18-6. Power-On Reset Timing




Figure 18-7. Brown-Out Reset Timing




Figure 18-8. Software Reset Timing




Figure 18-9. Watchdog Reset Timing





Figure 18-10. LDO Reset Timing



18.2.5 General-Purpose I/O (GPIO)

Note: All GPIOs are 5 V-tolerant.

Table 18-10. GPIO Characteristics

Parameter	Parameter Name	Condition	Min	Nom	Max	Unit
t _{GPIOR}	GPIO Rise Time (from 20% to 80% of $\mathrm{V}_\mathrm{DD})$	2-mA drive	-	17	26	ns
		4-mA drive		9	13	ns
		8-mA drive		6	9	ns
		8-mA drive with slew rate control		10	12	ns
t _{GPIOF}	GPIO Fall Time (from 80% to 20% of V_{DD})	2-mA drive	-	17	25	ns
		4-mA drive		8	12	ns
		8-mA drive		6	10	ns
		8-mA drive with slew rate control		11	13	ns

18.2.6 Analog-to-Digital Converter

Table 18-11. ADC Characteristics


Parameter	Parameter Name	Min	Nom	Мах	Unit
V _{ADCIN}	Maximum single-ended, full-scale analog input voltage	-	-	3.0	V
	Minimum single-ended, full-scale analog input voltage	-	-	0	V
	Maximum differential, full-scale analog input voltage	-	-	1.5	V
	Minimum differential, full-scale analog input voltage	-	-	-1.5	V
C _{ADCIN}	Equivalent input capacitance	-	1	-	pF
Ν	Resolution	-	10	-	bits
f _{ADC}	ADC internal clock frequency	14	16	18	MHz
t _{ADCCONV}	Conversion time	-	-	16	t _{ADC} cycles ^a
f ADCCONV	Conversion rate	875	1000	1125	k samples/s
INL	Integral nonlinearity	-	-	±1	LSB
DNL	Differential nonlinearity	-	-	±1	LSB
OFF	Offset	-	-	±1	LSB
GAIN	Gain	-	-	±1	LSB


a. t_{ADC} = 1/ $f_{ADC \ clock}$

18.2.7 Synchronous Serial Interface (SSI)


Table 18-12. SSI Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
S1	t _{clk_per}	SSIClk cycle time	2	-	65024	system clocks
S2	t _{clk_high}	SSIClk high time	-	0.5	-	t clk_per
S3	t _{clk_low}	SSIC1k low time	-	0.5	-	t clk_per
S4	t _{clkrf}	SSIClk rise/fall time	-	7.4	26	ns
S5	t _{DMd}	Data from master valid delay time	0	-	20	ns
S6	t _{DMs}	Data from master setup time	20	-	-	ns
S7	t _{DMh}	Data from master hold time	40	-	-	ns
S8	t _{DSs}	Data from slave setup time	20	-	-	ns
S9	t _{DSh}	Data from slave hold time	40	-	-	ns












Figure 18-13. SSI Timing for SPI Frame Format (FRF=00), with SPH=1

18.2.8 Inter-Integrated Circuit (I²C) Interface

Table 18-13.	l ² C	Characteristics
--------------	------------------	-----------------


Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
l1 ^a	t _{SCH}	Start condition hold time	36	-	-	system clocks
l2 ^a	t _{LP}	Clock Low period	36	-	-	system clocks
I3 ^b	t _{SRT}	<code>I2CSCL/I2CSDA</code> rise time (V _{IL} =0.5 V to V $_{\rm IH}$ =2.4 V)	-	-	(see note b)	ns
I4 ^a	t _{DH}	Data hold time	2	-	-	system clocks
I5 ^c	t _{SFT}	<code>I2CSCL/I2CSDA</code> fall time (V _{IH} =2.4 V to V $_{IL}$ =0.5 V)	-	9	10	ns
l6 ^a	t _{HT}	Clock High time	24	-	-	system clocks
I7 ^a	t _{DS}	Data setup time	18	-	-	system clocks
18 ^a	t _{SCSR}	Start condition setup time (for repeated start condition only)	36	-	-	system clocks
I9 ^a	t _{SCS}	Stop condition setup time	24	-	-	system clocks

a. Values depend on the value programmed into the TPR bit in the I²C Master Timer Period (I2CMTPR) register; a TPR programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table above. The I²C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above values are minimum values.

b. Because I2CSCL and I2CSDA are open-drain-type outputs, which the controller can only actively drive Low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.


c. Specified at a nominal 50 pF load.

Figure 18-14. I²C Timing



19 Package Information

Figure 19-1. 48-Pin LQFP Package



Note: The following notes apply to the package drawing.

- 1. All dimensions are in mm.
- 2. Dimensions shown are nominal with tolerances indicated.
- 3. Foot length "L" is measured at gage plane 0.25 mm above seating plane.

4. L/F: Eftec 64T Cu or equivalent, 0.127 mm (0.005") thick.

Symbol	Packag	Note	
	48LD		
	MIN	MAX	
Α	-	1.60	
A ₁	0.05	0.15	
A ₂	-	1.40	
D	9.0	00	
D ₁	7.0	00	
E	9.0		
E ₁	7.0		
L	0.0		
е	0.		
b	0.2		
theta	0° -		
ddd	0.0		
ccc	0.0		
JEDEC F	MS-026		
Variat	BBC		

A Serial Flash Loader

A.1 Serial Flash Loader

The Stellaris[®] serial flash loader is a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI0 interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

A.2 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

A.2.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris[®] device which is calculated as follows:

Max Baud Rate = System Clock Frequency / 16

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud-rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2*(20/115200) or 0.35 ms.

A.2.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See "Frame Formats" on page 304 in the SSI chapter for more information on formats for this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running

the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

A.3 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

A.3.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
 unsigned char ucSize;
 unsigned char ucCheckSum;
 unsigned char Data[];
};
ucSize
                               The first byte received holds the total size of the transfer including
                               the size and checksum bytes.
ucChecksum
                               This holds a simple checksum of the bytes in the data buffer only.
                               The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].
                               This is the raw data intended for the device, which is formatted in
Data
                               some form of command interface. There should be ucSize-2
                               bytes of data provided in this buffer to or from the device.
```

A.3.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once; the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the section that describes the serial flash loader command, COMMAND_SEND_DATA (see "COMMAND_SEND_DATA (0x24)" on page 399).

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet were valid, just that the packet was received correctly.

A.3.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the

flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

A.4 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

A.4.1 COMMAND_PING (0X20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

Byte[0] = 0x03; Byte[1] = checksum(Byte[2]); Byte[2] = COMMAND_PING;

The ping command has 3 bytes and the value for COMMAND_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

A.4.2 COMMAND_GET_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_GET_STATUS

A.4.3 COMMAND_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND_SEND_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND_GET_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_DOWNLOAD
Byte[3] = Program Address [31:24]
Byte[4] = Program Address [23:16]
Byte[5] = Program Address [15:8]
Byte[6] = Program Address [7:0]
Byte[7] = Program Size [31:24]
```

```
Byte[8] = Program Size [23:16]
Byte[9] = Program Size [15:8]
Byte[10] = Program Size [7:0]
```

A.4.4 COMMAND_SEND_DATA (0x24)

This command should only follow a COMMAND_DOWNLOAD command or another COMMAND_SEND_DATA command if more data is needed. Consecutive send data commands automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND_GET_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

A.4.5 COMMAND_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

A.4.6 COMMAND_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_RESET

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

B Register Quick Reference

				1				r				r	1	1	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	Contro														
		t 0x000, res	et -												
, .jp		VER													
			MA	JOR							MIN	I NOR			
PBORCTL	, type R/W	, offset 0x0	30, reset 0	x0000.7FFI	2										
				1		BOF	RTIM							BORIOR	BORWT
LDOPCTL	, type R/W,	offset 0x03	34, reset 0	x0000.0000											
												VA	'nDJ		
RIS, type	RO, offset	0x050, rese	t 0x0000.0	000											
									PLLLRIS	CLRIS	IOFRIS	MOFRIS	LDORIS	BORRIS	PLLFRIS
IMC, type	R/W, offset	t 0x054, res	et 0x0000.	.0000											
									PLLLIM	CLIM	IOFIM	MOFIM	LDOIM	BORIM	PLLFIM
MISC, typ	e R/W1C, o	offset 0x058	, reset 0x0	0000.0000											
			-						PLLLMIS	CLMIS	IOFMIS	MOFMIS	LDOMIS	BORMIS	
RESC, typ	be R/W, offs	set 0x05C, r	eset -												
										1.00	014/	MDT	DOD	DOD	EVT
BCC ture	D/W offer	et 0x060, res	oot 0x0790	2400						LDO	SW	WDT	BOR	POR	EXT
RCC, type	R/W, OIISe	at 0x060, res	Set UXU/OU	ACG		ev.	SDIV		USESYSDIV						
		PWRDN	OEN	BYPASS	PLLVER	510		AL	USESTSDIV	050	SRC	IOSCVER	MOSCVER	IOSCDIS	MOSCOIS
PLI CEG.	type RO, of	ffset 0x064,		BHIAGO	TETER					000		ICCOVER	INCCOVER V	ICCODIC	MOOODIC
,	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	lieet exce i,													
C	D					F							R		
DSLPCLK	CFG, type	R/W, offset	0x144, res	set 0x0780.	0000										
															IOSC
CLKVCLR	, type R/W	, offset 0x1	50, reset 0	x0000.0000											
															VERCLR
LDOARST	, type R/W,	offset 0x16	60, reset 0	x0000.0000	I										
															LDOARS
DID1, type	e RO, offse	t 0x004, res	et -												
	VE	ER			FA	М						TNO			
									TEMP		PI	KG	ROHS	QL	JAL
DC0, type	RO, offset	0x008, rese	et 0x001F.(001F											
								MSZ							
DQ ()	DO T	• • • •					FLA	SHSZ							
DC1, type	RO, offset	0x010, rese	et 0x0001.	33BF											48.0
	MINIO					MANYA	DCCDD	MDU		TEMPONIO	- 10	MOT	014/0	OMD	ADC
D 00 /		YSDIV		1040		MAXA	DCSPD	MPU		TEMPSNS	PLL	WDT	SWO	SWD	JTAG
DC2, type	к∪, offset	0x014, rese	et UX0007.	1013									TIMEDO	TIMED	TIMEE
			1000								0010		TIMER2	TIMER1	TIMER0
			I2C0								SSI0			UART1	UART0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DC3, type	RO, offset	0x018, res	et 0xBFFF.	0000	1	1		1	1			1			
32KHZ		CCP5	CCP4	CCP3	CCP2	CCP1	CCP0	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0
DC4 tuno	RO, offset	0x01C ros	ot 0x0000	0015											
вс4, гуре	RO, Olisel	0.010, 10:													
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
RCGC0, ty	ype R/W, of	fset 0x100	, reset 0x00	0000040				1				1	1		
															ADC
						MAXA	DCSPD					WDT			
SCGC0, ty	/pe R/W, of	fset 0x110	, reset 0x00	000040											400
						ΜΑΧΑ	DCSPD					WDT			ADC
DCGC0. tv	ype R/W, of	fset 0x120	. reset 0x00	000040		- WINDOW									
,	,														ADC
						MAXA	DCSPD					WDT			
RCGC1, ty	ype R/W, of	fset 0x104	, reset 0x00	000000											
													TIMER2	TIMER1	TIMER0
			12C0								SSI0			UART1	UART0
SCGC1, ty	/pe R/W, of	fset 0x114	, reset 0x00	000000									TIMER2	TIMER1	TIMER0
			I2C0								SSI0		TIVIERZ	UART1	UART0
DCGC1, ty	ype R/W, of	fset 0x124		000000										-	
													TIMER2	TIMER1	TIMERO
			I2C0								SSI0			UART1	UART0
RCGC2, ty	ype R/W, of	fset 0x108	, reset 0x00	000000											
eccca #	ine B/M of	faat Av119	recet 0x00	000000							GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
30002, 13	/pe R/W, of	ISEL UX I IO	, reset uxut												
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
DCGC2, ty	ype R/W, of	fset 0x128	, reset 0x00	000000								1			
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SRCR0, ty	/pe R/W, of	fset 0x040	, reset 0x00	000000											
												WDT			ADC
SRCR1. tv	/pe R/W, of	fset 0x044	reset 0x00	000000											
, ty	,, 01	501 07074											TIMER2	TIMER1	TIMER0
			I2C0								SSI0			UART1	UART0
SRCR2, ty	/pe R/W, of	fset 0x048	, reset 0x00	000000											
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
	Memor														
	legisters		Control	Offset)											
	R/W, offse		set 0x0000	.0000											
							OFF	SET							
FMD, type	R/W, offse	et 0x004, re	set 0x0000	.0000											
							DA	ATA							

31			20		26	25	24	23						17	
15	30 14	29 13	28 12	27 11	10	9	24 8	7	22 6	21 5	20 4	19 3	18	17	16 0
			set 0x0000		10	Ū	0		Ū	0			-		Ū
7.31	,	,					WR	KEY							
												COMT	MERASE	ERASE	WRIT
FCRIS, typ	pe RO, offs	et 0x00C, r	eset 0x000	0.0000				1				1			
														PRIS	ARIS
FCIM, type	e R/W, offse	et 0x010, re	eset 0x0000	0.0000				•				•			
														PMASK	AMAS
FCMISC, t	ype R/W1C	, offset 0x	014, reset 0	x0000.000	0										
														PMISC	AMIS
	Memory														
			n Contro	ol Offset)										
	00F.E000		0	24											
USECRL,	type R/W, c	mset ux14	0, reset 0x3	01											
											119	EC SEC			
EMPRE to	pe R/W. of	fset 0x130	, reset 0xBl	FFF.FFFF				1			0.				
· ···· · · · -, · ,	po 1211, oi						READ	ENABLE							
								ENABLE							
FMPPE, ty	pe R/W, of	fset 0x134,	reset 0xFF	FF.FFFF											
							PROG	ENABLE							
GPIO Po GPIO Po GPIO Po GPIO Po	rt A base: rt B base: rt C base: rt D base:	0x4000.4 0x4000.5 0x4000.6 0x4000.7	000 000 000	(GPIOs)			ENABLE							
GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po	rt A base: rt B base: rt C base: rt D base: rt E base:	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4	000 000 000 000												
GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po	rt A base: rt B base: rt C base: rt D base: rt E base:	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4	000 000 000 000 000								D				
GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po	rt A base: rt B base: rt C base: rt D base: rt E base: A, type R/W	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4	000 000 000 000 000 000, reset 0	9×0000.000							Di	ATA			
GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po	rt A base: rt B base: rt C base: rt D base: rt E base: A, type R/W	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4	000 000 000 000 000	9×0000.000							Dz	 ATA			
GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po	rt A base: rt B base: rt C base: rt D base: rt E base: A, type R/W	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4	000 000 000 000 000 000, reset 0	9×0000.000								ATA			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/ GPIODIR,	rt A base: rt B base: rt C base: rt D base: rt E base: A, type R/W	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 2, offset 0x4	000 000 000 000 000 000, reset 0	0x0000.000											
GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIODATA	rt A base: rt B base: rt C base: rt D base: rt E base: A, type R/W	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 2, offset 0x4	000 000 000 000 000, reset 0 0, reset 0x0	0x0000.000											
GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIODATA	rt A base: rt B base: rt C base: rt D base: rt E base: A, type R/W	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 2, offset 0x4	000 000 000 000 000, reset 0 0, reset 0x0	0x0000.000							C				
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/ GPIODAT/ GPIODIR,	rt A base: rt B base: rt C base: rt D base: rt E base: rt E base: type R/W, of	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x4 offset 0x40 fset 0x404,	000 000 000 000 000, reset 0 0, reset 0x0	x0000.000							C	IR			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/ GPIODAT/ GPIODIR,	rt A base: rt B base: rt C base: rt D base: rt E base: rt E base: type R/W, of	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x4 offset 0x40 fset 0x404,	000 000 000 000 000, reset 0 0, reset 0x0 reset 0x00	x0000.000								S			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/ GPIODAT/ GPIOIS, ty GPIOIBE,	rt A base: rt B base: rt C base: rt C base: rt E base: rt E base: type R/W, of rpe R/W, of	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 ; offset 0x40 ; offset 0x404 ; fset 0x404,	000 000 000 000 000, reset 0 0, reset 0x00 reset 0x00 8, reset 0x0)×0000.000 0000.0000 000.0000								IR			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/ GPIODAT/ GPIOIS, ty GPIOIBE,	rt A base: rt B base: rt C base: rt C base: rt E base: rt E base: type R/W, of rpe R/W, of	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 ; offset 0x40 ; offset 0x404 ; fset 0x404,	000 000 000 000 000, reset 0 0, reset 0x0 reset 0x00)×0000.000 0000.0000 000.0000								S			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/ GPIODAT/ GPIOIS, ty GPIOIBE,	rt A base: rt B base: rt C base: rt C base: rt E base: rt E base: type R/W, of rpe R/W, of	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 ; offset 0x40 ; offset 0x404 ; fset 0x404,	000 000 000 000 000, reset 0 0, reset 0x00 reset 0x00 8, reset 0x0)×0000.000 0000.0000 000.0000								 IR 			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODATA GPIODATA GPIOIS, ty GPIOIS, ty GPIOIS, ty	rt A base: rt B base: rt C base: rt C base: rt E base: rt E base: rt E base: rt E pase: rt E base: rt E base:	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 ; offset 0x40 ; offset 0x404 ; fset 0x404, ; offset 0x404, ; offset 0x404	000 000 000 000 000 000 00, reset 0x0 reset 0x00 8, reset 0x0 C, reset 0x0	x0000.000								S			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/ GPIODAT/ GPIOIS, ty GPIOIS, ty GPIOIEV, 1	rt A base: rt B base: rt C base: rt C base: rt E base: rt E base: rt E base: rt E pase: rt E base: rt E base:	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 ; offset 0x40 ; offset 0x404 ; fset 0x404, ; offset 0x404, ; offset 0x404	000 000 000 000 000, reset 0 0, reset 0x00 reset 0x00 8, reset 0x0	x0000.000								 IR 			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/ GPIODAT/ GPIOIS, ty GPIOIS, ty GPIOIEV, 1	rt A base: rt B base: rt C base: rt C base: rt E base: rt E base: rt E base: rt E pase: rt E base: rt E base:	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 ; offset 0x40 ; offset 0x404 ; fset 0x404, ; offset 0x404, ; offset 0x404	000 000 000 000 000 000 00, reset 0x0 reset 0x00 8, reset 0x0 C, reset 0x0	x0000.000								 IR 			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/ GPIODAT/ GPIOIS, ty GPIOIS, ty GPIOIBE, GPIOIEV, 1	rt A base: rt B base: rt C base: rt C base: rt E base:	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 ; offset 0x400 ; ffset 0x404, ; ffset 0x404, ; ffset 0x404, ; ffset 0x404 ; ffset 0x400	000 000 000 000 000 000 00, reset 0x0 reset 0x00 8, reset 0x0 C, reset 0x0	Dx0000.000 D0000.0000 D000.0000 D000.0000 D000.0000 D000.0000 D000.0000											
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/ GPIODAT/ GPIOIS, ty GPIOIS, ty GPIOIBE, GPIOIEV, 1	rt A base: rt B base: rt C base: rt C base: rt E base:	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 ; offset 0x400 ; ffset 0x404, ; ffset 0x404, ; ffset 0x404, ; ffset 0x404 ; ffset 0x400	000 000 000 000 000 000 000 000 000 reset 0x0 8, reset 0x0 6, reset 0x0 c, reset 0x0	Dx0000.000 D0000.0000 D000.0000 D000.0000 D000.0000 D000.0000 D000.0000											
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/ GPIODAT/ GPIOIR, GPIOIS, ty GPIOIBE, GPIOIBE,	rt A base: rt B base: rt C base: rt C base: rt E base:	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 ; offset 0x400 ; ffset 0x404, ; ffset 0x404, ; ffset 0x404, ; ffset 0x404 ; ffset 0x400	000 000 000 000 000 000 000 000 000 reset 0x0 8, reset 0x0 6, reset 0x0 c, reset 0x0	Dx0000.000 D0000.0000 D000.0000 D000.0000 D000.0000 D000.0000 D000.0000											
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/ GPIODAT/ GPIOIR, GPIOIS, ty GPIOIBE, GPIOIEV, 1 GPIOIEV, 1	rt A base: rt B base: rt C base: rt C base: rt E base:	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 ; offset 0x40 ; offset 0x404 ; fset 0x404 ; fset 0x404 ; fset 0x404 ; fset 0x404 ; fset 0x410	000 000 000 000 000 000 000 000 000 reset 0x0 8, reset 0x0 6, reset 0x0 c, reset 0x0	x0000.000 0000.0000 000.0000 000.0000 000.0000 000.0000 000.0000								 IR S S BE BE EV			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/ GPIODAT/ GPIOIR, GPIOIS, ty GPIOIBE, GPIOIEV, 1 GPIOIEV, 1	rt A base: rt B base: rt C base: rt C base: rt E base:	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 ; offset 0x40 ; offset 0x404 ; fset 0x404 ; fset 0x404 ; fset 0x404 ; fset 0x404 ; fset 0x410	000 000 000 000 000, reset 0 0, reset 0x0 reset 0x00 8, reset 0x00 c, reset 0x00 , reset 0x00	x0000.000 0000.0000 000.0000 000.0000 000.0000 000.0000 000.0000								 IR S S BE BE EV			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOICR,	type W1C,	offset 0x4	1C, reset 0>	×0000.0000											
											10	c			
GPIOAFS	EL, type R/	W, offset 0	x420, reset	-				-							-
											AFS	SEL			
GPIODR2	R, type R/W	V, offset 0×	(500, reset 0	0x0000.00F	F										
					_						DR	RV2			
GPIODR4	R, type R/W	V, offset Ux	(504, reset 0)x0000.0000	J							1			
											DE	 RV4			
GPIODRS	R type R/M	/ offset 0x	(508, reset 0		n							(04			
OF IODIC		, 011301 07	1000, 10301 0		5										
											DR	 RV8			
GPIOODF	R, type R/W.	offset 0x5	50C, reset 0:	x0000.0000				1							
	,														
											O	DE			
GPIOPUR	, type R/W,	offset 0x5	i10, reset 0x	0000.00FF											
											Pl	JE			
GPIOPDR	R, type R/W,	offset 0x5	i14, reset 0x	0000.0000				-							
											P	DE			
GPIOSLR	, type R/W,	offset 0x5	18, reset 0x	0000.0000				1							
000050	1. fr		10								SI	RL			
GPIODEN	I, type R/W,	offset 0x5	i1C, reset 0	x0000.00FF											
											DE	EN			
GPIOPeri	nhID4 type	RO offse	t 0xFD0, res	set 0x0000	0000										
	pin b 4, type		C 0XI D0, 100												
											PI	I D4			
GPIOPeri	phID5, type	RO, offse	t 0xFD4, res	set 0x0000.	0000										
											PI	D5			
GPIOPeri	phID6, type	RO, offse	t 0xFD8, res	set 0x0000.	0000										
											PI	D6			
GPIOPeri	phID7, type	RO, offse	t 0xFDC, re	set 0x0000.	0000										
											PI	D7			
GPIOPeri	phID0, type	RO, offse	t 0xFE0, res	set 0x0000.	0061										
00000	- LID4 -	DO "	4 0- FF 1								PI	D0			
GPIOPeri	pniD1, type	RU, offse	t 0xFE4, res	set 0x0000.	0000										
												 D1			
CRIORA	nhID2 turc	PO offer	t 0xFE8, res	of Oxoooc	0018						PI	וט			
Griuperi	priloz, type	RO, ONSE	UNFEO, FOS		0010										
											PI	 D2			
								I			C II				

31				07		05						10	40	47	40
15	30 14	29 13	28 12	27	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17	16 0
	iphID3, type						0	,	0	5	4	5	2	I	U
GFIOFEI	ipilib3, type	RO, Olise	UXFEC, IE		.0001										
											PI	D3			
	ellID0, type F	20 offect		+ 0×0000 0	000							55			
GFIOFOR	enibo, type i	(O, Oliser)	0,110,1636												
											CI	D0			
CRIORC	ellID1, type F	20 offect		+ 0×0000 0	050						0	50			
GFIOFOR	enio i, type i	(O, Oliser)	0,114,1636												
											CI	 D1			
GPIOPCe	ellID2, type F	RO offset	0xFF8 rese	t 0x0000 0	005										
											CI	D2			
GPIOPC	ellID3, type F	RO, offset	0xFFC, rese	 et 0x0000.0	0B1										
											CI	D3			
Conor	al Durnas	o Timor		1								-			
	al-Purpos base: 0x40		3												
Timer1 I	base: 0x40	03.1000													
	base: 0x40														
GPTMCF	G, type R/W	, offset 0x	000, reset 0	x0000.000)										
														GPTMCFG	
GPTMTA	MR, type R/	W, offset 0	x004, reset	0x0000.00	00										
												TAAMS	TACMR	IA	MR
GPTMTB	MR, type R/	W, offset 0	x008, reset	: 0x0000.00	00										
												TBAMS	TBCMR	TB	MR
GPTNICT	L, type R/W	, onset uxt	JUC, reset u		, 										
	TBPWML	TBOTE		TRE	VENT	TBSTALL	TBEN		TAPWML	TAOTE	RTCEN	TAE		TASTALL	TAEN
COTMIN			19 rooot 0			TDSTALL	IDLIN			IAUL	RIGEN			IAGIALL	IALIN
GPTIVIIIVI	R, type R/W,	onsetuxu	16, reset us	, ,									1		
					ODEIM	CDMINA	TRTOIN					DTOIM	CAEIM	CAMINA	TATO
ODTHO			0		CBEIM	CBMIM	TBTOIM					RTCIM	CAEIM	CAMIM	TATOI
GPTMRIS	S, type RO, o	offset 0x01	C, reset 0x	0000.0000	CBEIM	CBMIM	TBTOIM					RTCIM	CAEIM	CAMIM	TATOII
GPTMRIS	S, type RO, o	offset 0x01	C, reset 0x	0000.0000											
						CBMIM							CAEIM		
	S, type RO, o														
					CBERIS	CBMRIS	TBTORIS					RTCRIS	CAERIS	CAMRIS	TATOR
GPTMMI	S, type RO,	offset 0x02	20, reset 0x(0000.0000	CBERIS	CBMRIS						RTCRIS		CAMRIS	TATOR
GPTMMI		offset 0x02	20, reset 0x(0000.0000	CBERIS	CBMRIS	TBTORIS					RTCRIS	CAERIS	CAMRIS	TATOR
GPTMMI	S, type RO,	offset 0x02	20, reset 0x(0000.0000	CBERIS CBEMIS	CBMRIS	TBTORIS					RTCRIS	CAERIS	CAMRIS	TATOR
GPTMMI	S, type RO, t	offset 0x02 , offset 0x(20, reset 0x0 024, reset 0	x0000.0000	CBERIS	CBMRIS	TBTORIS					RTCRIS	CAERIS	CAMRIS	TATOR
GPTMMI	S, type RO,	offset 0x02 , offset 0x(20, reset 0x0 024, reset 0	x0000.0000	CBERIS	CBMRIS	TBTORIS TBTOMIS TBTOCINT 0xFFF.FF		node)			RTCRIS	CAERIS	CAMRIS	TATOR
GPTMMI	S, type RO, t	offset 0x02 , offset 0x(20, reset 0x0 024, reset 0	x0000.0000	CBERIS	CBMRIS	TBTORIS TBTOMIS TBTOCINT 0xFFFF.FFI TAIL	RH	node)			RTCRIS	CAERIS	CAMRIS	TATOR
GPTMMI GPTMICF GPTMTA	S, type RO, d R, type W1C	offset 0x02 , offset 0x1 W, offset 0	20, reset 0x(024, reset 0 x028, reset	0000.0000	CBERIS CBEMIS CBECINT FF (16-bit I	CBMRIS	TBTORIS TBTOMIS TBTOCINT 0xFFF.FF	RH	mode)			RTCRIS	CAERIS	CAMRIS	TATOR
GPTMMI: GPTMICF GPTMTA	S, type RO, t	offset 0x02 , offset 0x1 W, offset 0	20, reset 0x(024, reset 0 x028, reset	0000.0000	CBERIS CBEMIS CBECINT FF (16-bit I	CBMRIS	TBTORIS TBTOMIS TBTOCINT 0xFFFF.FFI TAIL	RH	node)			RTCRIS	CAERIS	CAMRIS	TATOR
GPTMMI GPTMICF GPTMTA	S, type RO, d R, type W1C	offset 0x02 , offset 0x1 W, offset 0	20, reset 0x(024, reset 0 x028, reset	0000.0000	CBERIS CBEMIS CBECINT FF (16-bit I	CBMRIS	TBTORIS TBTOMIS TBTOCINT 0xFFFF.FFI TAIL	_RH _RL	mode)			RTCRIS	CAERIS	CAMRIS	TATOR
GPTMIC GPTMICE GPTMTA	S, type RO, t R, type W1C JILR, type R/	offset 0x02 , offset 0x0 W, offset 0 W, offset 0	20, reset 0x0 024, reset 0x x028, reset x022, reset	0000.0000	CBERIS CBEMIS CBECINT FF (16-bit i	CBMRIS CBMMIS CBMCINT mode) and	TBTORIS TBTOMIS TBTOCINT 0xFFFF.FFI TAIL TAIL TAIL	_RH _RL				RTCRIS	CAERIS	CAMRIS	TATOR
GPTMIC GPTMICE GPTMTA	S, type RO, d R, type W1C	offset 0x02 , offset 0x0 W, offset 0 W, offset 0	20, reset 0x0 024, reset 0x x028, reset x022, reset	0000.0000	CBERIS CBEMIS CBECINT FF (16-bit i	CBMRIS CBMMIS CBMCINT mode) and	TBTORIS TBTOMIS TBTOCINT 0xFFFF.FFI TAIL TAIL TAIL	_RH _RL _RL _RL FF.FFFF (3				RTCRIS	CAERIS	CAMRIS	TATOR
GPTMIC GPTMICE GPTMTA	S, type RO, t R, type W1C JILR, type R/	offset 0x02 , offset 0x0 W, offset 0 W, offset 0	20, reset 0x0 024, reset 0x x028, reset x022, reset	0000.0000	CBERIS CBEMIS CBECINT FF (16-bit i	CBMRIS CBMMIS CBMCINT mode) and	TBTORIS TBTOMIS TBTOCINT 0xFFFF.FFI TAIL TAIL TAIL	_RH _RL _RL FF.FFFF (3				RTCRIS	CAERIS	CAMRIS	TATOM

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPTMTB	MATCHR, t	ype R/W, of	ffset 0x034,	, reset 0x00	00.FFFF								_		
							TBN	/IRL							
GPTMTA	PR, type R/	W, offset 0	x038, reset	0x0000.000	00								-		
											TAI	PSR			
GPTMTB	PR, type R/	W, offset 0	x03C, reset	t 0x0000.00	00										
											IB	PSR			
GPTMTA	PMR, type I	R/W, offset	0x040, rese	et 0x0000.0	000										
											TAD				
CDTMTR			0×044 mag	-	000						IAP	SMR			
GPIMIB	Pivirk, type i	R/W, onset	0x044, res		000										
											TBP	SMR			
CRTMTA	P tuno PO	offect 0x0	48, reset 0x	0000 5555	(16 bit mo	do) and 0v		(32 hit mo	do)			OWIN			
GFIMIA	х, туре ко,	Unset 0x0	40, 16561 07		(10-bit 110			RH	uej						
							TA								
GPTMTB	R, type RO	offset 0x0	4C, reset 0	x0000.FFFF	-		.,,								
-			,												
							TB	RL							
Watch	log Time)r													
	4000.0000														
			000, reset (xFFFF.FFF	F										
	D, () po 101	i, onoot ox			•		WDT	load							
							WDT								
WDTVAL	JF. type R0), offset 0x	004, reset (F										
		,					WDT	Value							
							WDT								
WDTCTL,	type R/W,	offset 0x00)8, reset 0x	0000.0000											
														RESEN	INTEN
WDTICR,	type WO, o	offset 0x000	C, reset -												
							WDT	IntClr							
							WDT	IntClr							
WDTRIS,	type RO, o	ffset 0x010	, reset 0x0	000.000											
															WDTRIS
WDTMIS,	type RO, o	ffset 0x014	l, reset 0x0	000.000											
															WDTMIS
WDTTES	T, type R/W	, offset 0x4	18, reset 0	x0000.0000											
							STALL								
WDTLOC	K, type R/V	V, offset 0x	C00, reset	0x0000.000	0										
								Lock							
		DO 1					WDT	Lock							
WDTPeri	onID4, type	RO, offset	0xFD0, res	set 0x0000.	0000										
		DO T									PI	D4			
WD (Perij	oniD5, type	KU, offset	0xFD4, res	set 0x0000.	0000										
												DE			
											PI	D5			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WDTPerip	hID6, type	RO, offset	0xFD8, res	et 0x0000.0	0000		1	1			1	1		1	
											PI	D6			
WDTPerip	ohID7, type	RO, offset	0xFDC, res	set 0x0000.	0000										
MOTO		DO - # 4	0.550		005						PI	D7			
wDiPerip	ohID0, type	RO, offset	UXFEU, res	et uxuuuu.u	1005										
											PI	D0			
WDTPerip	ohID1, type	RO. offset	0xFE4. res	et 0x0000.0	018										
		,													
											PI	D1			
WDTPerip	hID2, type	RO, offset	0xFE8, res	et 0x0000.0	018			1							
											PI	D2			
WDTPerip	ohID3, type	RO, offset	0xFEC, res	set 0x0000.0	0001										
											PI	D3			
WDTPCell	IID0, type R	O, offset 0)xFF0, rese	t 0x0000.00	0D										
WDTRCall	IID1, type R	O offect (+ 0×0000 00	50							D0			
WDIFCell	по ї, туре к	o, onset u	JXFF4, 1656		ru										
											CI	D1			
WDTPCell	IID2, type R	O, offset 0) xFF8, rese	t 0x0000.00	05			1							
-		-,													
											CI	D2			
WDTPCell	IID3, type R	O, offset 0	xFFC, rese	t 0x0000.00)B1										
											CI	D3			
	-to-Digita		erter (AC	C)											
Base 0x4	1003.8000														
ADCACTS	SS, type R/V	V, offset 0	x000, reset	0x0000.000	0										
													10510	10514	10510
												ASEN3	ASEN2	ASEN1	ASEN0
ADCRIS, t	type RO, off	rset 0x004	, reset uxut	000.0000											
												INR3	INR2	INR1	INR0
ADCIM. tv	vpe R/W, off	set 0x008.	reset 0x00	00.0000											
		,													
												MASK3	MASK2	MASK1	MASK0
ADCISC, t	type R/W1C	, offset 0x	00C, reset	0x0000.000	0										
												IN3	IN2	IN1	IN0
ADCOSTA	AT, type R/W	/1C, offset	0x010, res	et 0x0000.0	000										
												OV3	OV2	OV1	OV0
ADCEMUX	X, type R/W	, offset 0x	014, reset 0	x0000.0000)										
		40				40			_					10	
ADOUGT	EN		0.010			M2			E	M1			E	0N	
ADCUSIA	T, type R/W	nu, offset	UXU18, res	et uxuuuu.0	000										
												UV3	UV2	UV1	UV0
												0,00	572	511	0.00

				r						1					
31	30	29	28	27	26	25 9	24	23 7	22	21	20	19	18	17	16
15	14 RI, type R/W	13	12		10	9	8	7	6	5	4	3	2	1	0
ADCOOFF		, onset ox	020, 16361												
		S	S3			S	S2			S	S1			SS	50
ADCPSSI,	, type WO, d	offset 0x02	28, reset -												
												SS3	SS2	SS1	SS0
ADCSAC,	type R/W, o	offset 0x03	80, reset 0x	0000.0000											
														AVG	
ADCSSMI	JX0, type R		0x040, rese	et 0x0000.0	000										
		MUX7				MUX6				MUX5				MUX4	
		MUX3				MUX2				MUX1				MUX0	
TS7	IE7	END7	D7	TS6	IE6	END6	D6	TS5	IE5	END5	D5	TS4	IE4	END4	D4
TS3	IE7	END7 END3	D7 D3	TS2	IE0	END0	D6 D2	TS5	IE5	END5 END1	D5 D1	TS0	IE4	END4 END0	D4 D0
	FO0, type R										2.	1.00			20
		.,	,												
										DA	TA				
ADCSSFI	FO1, type R	O, offset 0)x068, rese	t 0x0000.00	00										
										DA	ATA				
ADCSSFII	FO2, type R	O, offset 0	x088, rese	t 0x0000.00	000	_									
										DA	TA				
ADCSSFI	FO3, type R	O, offset 0)x0A8, rese	t 0x0000.00	000										
						_					TA				
ADCSSES	STAT0, type	PO offeot	0x04C ro		0100					DP					
ADC001 0	JAIU, type	KO, UISE	0,040,16		0100										
			FULL				EMPTY		HF	PTR			TF	۲R	
ADCSSFS	STAT1, type	RO, offset		set 0x0000.	0100										
			FULL				EMPTY		HF	νTR			TF	۲R	
ADCSSFS	STAT2, type	RO, offset	t 0x08C, res	set 0x0000.	0100										
			FULL				EMPTY		HF	PTR			TF	Ϋ́R	
ADCSSFS	STAT3, type	RO, offset	t 0x0AC, re	set 0x0000	.0100										
10000	174.4	AN - 17	FULL				EMPTY		HF	νTR			TF	Ϋ́R	
ADCSSM	JX1, type R	/ww.offset	ux060, rese	et UXU000.0	000										
		MUX3				MUX2				MUX1				MUX0	
ADCSSMI	JX2, type R		0x080, res	et 0x0000 0	000	10.072				MOAT					
	, .jpo it	, 511001													
		MUX3				MUX2				MUX1				MUX0	
ADCSSCT	L1, type R/	W, offset ()x064, rese	t 0x0000.00	000				1				1		
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
ADCSSCT	L2, type R/	W, offset 0)x084, rese	t 0x0000.00	000										
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCSSMI	JX3, type R	/W, offset	0x0A0, rese	et 0x0000.0	000			1							
														MUX0	
ADCSSCT	L3, type R/	W, offset (0x0A4, rese	t 0x0000.0	002										
												TS0	IE0	END0	D0
ADCTMLE	3, type R/W	offset 0x	100, reset 0:	x0000.0000)										
															LB
							5 -1	<u> </u>				<u> </u>			LD
UART0 b	ase: 0x40 ase: 0x40	00.C000	us Receiv	vers/Tra	nsmitter	S (UAR	is)								
			0, reset 0x0	0000.0000											
,															
				OE	BE	PE	FE				DA	ATA			
UARTRSF	R/UARTECR	, type RO,	, offset 0x00)4, reset 0	<0000.0000	(Reads)									
												OE	BE	PE	FE
UARTRSF	R/UARTECR	, type WO	, offset 0x0	04, reset 0	x0000.0000	(Writes)									
											DA	ATA			
UARTFR,	type RO, of	fset 0x018	3, reset 0x00	000.0090											
								TXFE	RXFF	TXFF	RXFE	BUSY			
	D type R/M	/ offeet 0v	024, reset 0		0					TALL	INTE	0031			
	2, 900 101	,													
							DI	I /INT							
UARTFBR	RD, type R/V	V, offset 0	x028, reset	0x0000.00	00										
												DIVE	RAC		
UARTLCR	RH, type R/V	V, offset 0	x02C, reset	0x0000.00	00							_			
								SPS	WL	.EN	FEN	STP2	EPS	PEN	BRK
UARTCTL	., type R/W,	offset 0x0	30, reset 0x	0000.0300				1							
						DVC		1.05							
		offe of Ovi	024 maget 0	-0000 0041	<u> </u>	RXE	TXE	LBE							UARTEN
UARTIFLE	s, туре к/w,	onset ux	034, reset 0:	x0000.0012	2										
											RXIFLSEL			TXIFLSEL	
UARTIM. 1	type R/W. o	ffset 0x03	8, reset 0x0	000.0000											•
,															
					OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM				
UARTRIS,	, type RO, o	ffset 0x03	C, reset 0x0	0000.000F	1		1								
					OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS				
UARTMIS	, type RO, c	offset 0x04	0, reset 0x0	0000.0000											
					OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS				
UARTICR,	, type W1C,	offset 0x0)44, reset 0)	<0000.0000)										
					OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC				

31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17	16 0
			t 0xFD0, re			9	0	1	0	5	4	3	2	I	0
JARTPen	pmD4, type	r KO, olise	it uxrbu, re												
											PI	 D4			
JARTPeri	ohlD5. type	RO. offse	et 0xFD4, re	set 0x0000	0.0000			I							
		,													
											PI	l D5			
JARTPeri	phID6. type	RO. offse	t 0xFD8, re	set 0x0000	0.0000			1							
		,													
											PI	D6			
JARTPeri	phID7, type	RO, offse	t 0xFDC, re	eset 0x0000	0.0000			1							
											PI	D7			
JARTPeri	phID0, type	RO, offse	t 0xFE0, re	set 0x0000	.0011										
											PI	D0			
JARTPeri	phID1, type	RO, offse	t 0xFE4, re	set 0x0000	.0000										
											PI	D1			
JARTPeri	phID2, type	RO, offse	t 0xFE8, re	set 0x0000	.0018										
											PI	D2			
JARTPeri	phID3, type	RO, offse	t 0xFEC, re	eset 0x0000	0.0001										
											PI	D3			
UARTPCel	IIID0, type	RO, offset	0xFF0, res	et 0x0000.0	000D										1
											CI	D0			
UARTPCel	IIID1, type	RO, offset	0xFF4, res	et 0x0000.0	00F0										
											CI	D1			
UARTPCel	IIID2, type	RO, offset	0xFF8, res	et 0x0000.0	0005										
		DO - H - 4	0.550		00.004						CI	D2			
UARTPOE	nibs, type	RO, onset	0xFFC, res		0061										
											CI	D3			
											0	55			
	e: 0x4000		erface (S	551)											
			, reset 0x0	000 0000											
3310R0, ty	/pe 10/44, 01	1561 02000	, 16361 070									1			
			S	 CR				SPH	SPO	F	RF		DS	S	
SSICR1 ty	ne R/W of	fset 0x004	, reset 0x0					0.11	0.0						
	,		,												
												SOD	MS	SSE	LBM
SSIDR, tvr	be R/W. off	set 0x008	reset 0x00	00.0000				I							
	,														
							DA	I				1			
SSISR, typ	e RO, offs	et 0x00C, ı	reset 0x000	0.0003											
7-31	.,	,													
											BSY	RFF	RNE	TNF	TFE
	type R/W.	offset 0x01	10, reset 0x	0000.0000							1	1			
SSICPSR.															
SSICPSR,															

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSIIM, typ	e R/W, offs	et 0x014, r	eset 0x000	0.0000											
												TXIM	RXIM	RTIM	RORIM
SSIRIS, ty	pe RO, offs	et 0x018, r	reset 0x000	0.0008											
												TXRIS	RXRIS	RTRIS	RORRIS
SSIMIS, ty	pe RO, offs	et 0x01C,	reset 0x000	00.000				-	-			-			
												TXMIS	RXMIS	RTMIS	RORMIS
SSIICR, ty	pe W1C, of	fset 0x020	, reset 0x00	000.000											
														RTIC	RORIC
SSIPeriphl	ID4, type R	O, offset 0	xFD0, rese	t 0x0000.00	000										
											PI	D4			
SSIPeriphl	ID5, type R	O, offset 0	xFD4, rese	t 0x0000.00	000			1							
											PI	D5			
SSIPeriphl	ID6, type R	O, offset 0	xFD8, rese	t 0x0000.00	000										
											PI	D6			
SSIPeriphi	ID7, type R	O, offset 0	xFDC, rese	t 0x0000.0	000										
											PI	D7			
SSIPeriphi	ID0, type R	D, offset 0	xFE0, reset	t 0x0000.00	022			1							
											DI				
00ID - viv hi		0 - 6 0									PI	D0			
SSIPeriphi	ID1, type R	U, offset u	xFE4, reset		00										
											DI	D1			
SCIDorinhi	ID2 turno Bi	O offeet 0			10						F1				
SSIFeripin	ibz, type K	o, onset o	xFE8, reset		510										
											PI	D2			
SSIPorinhi	ID3 type B		xFEC, rese	+ 0~0000 0	001							02			
oon enpin	ibo, type it	0, 01361 0	XI EO, 1836												
											PI	 D3			
SSIPCeIIID	0. type RO	offset 0x	FF0, reset (0x0000.000	סו			I							
	, , , pp 110	, eneer en													
											CI	D0			
SSIPCellID	01, type RO	, offset 0x	FF4, reset (0x0000.00F	=0			1							
	, ,,,	,	,												
											CI	l D1			
SSIPCellID	02, type RO	, offset 0x	FF8, reset (0x0000.000)5			1							
	, ,,	,	.,												
											CI	D2			
SSIPCellID	03, type RO	, offset 0x	FFC, reset	0x0000.001	B1			1							
	, ,,,	,	,												
											CI	D3			

04	20	00	00	07	00	05	04	00	00	01	00	10	40	47	40
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
	tegrated				10	0	0		Ű				-		Ŭ
¹² C Mas		Circuit	(i C) inte	enace											
	s ter er 0 base:	0×4002 (000												
				000.0000											
1201VISA, 1	ype R/W, o		, reset uxu												
											64				D/C
IDOMOS A		Fa a £ 0 × 00 4	react 0x00	00.0000 (D							SA				R/S
12010105, 1	ype RO, of	ISEL UXUU4	, reset uxuu	UU.UUUU (R	eaus)										
									BUSBSY	IDLE	ARBLST	DATACK	ADRACK	EBBOB	BUSY
IDOMOS A	ype WO, of	fa at 0x004	react 0×0		(vite e)				B03B31	IDLE	ARDLOI	DATACK	ADRACK	ERROR	6031
12010105, 1	ype wo, o	iset uxuu4	, reset uxu	UUUUU (V	vrites)										
												ACK	STOP	STADT	DUN
	DAM -	£		000.0000								ACK	510P	START	RUN
IZCIMDR, t	type R/W, o	ITSET UXUU	s, reset uxu												
											D/				
DOMTOR		-Hant Aug	0	0000 000 1							DA	ATA			
12GMTPR,	type R/W,	onset 0x00	JC, reset 0x	0000.0001											
10011115											11	PR			
I2CMIMR,	type R/W, o	offset 0x01	0, reset 0x	0000.0000											
															IM
I2CMRIS,	type RO, of	fset 0x014	, reset 0x0	000.0000											
															RIS
I2CMMIS,	type RO, o	ffset 0x018	3, reset 0x0	000.0000											
															MIS
I2CMICR,	type WO, o	ffset 0x01	C, reset 0x(0000.0000											
															10
															IC
I2CMCR, t	type R/W, o	ffset 0x020), reset 0x0	000.0000											
										SFE	MFE				LPBK
	tegrated	Circuit	(I ² C) Inte	erface											
I ² C Slav	/e														
I2C Slave	e 0 base: (0x4002.08	300												
I2CSOAR,	, type R/W,	offset 0x0	00, reset 0x	0000.0000											
												OAR			
I2CSCSR,	type RO, o	ffset 0x00	4, reset 0x0	000.0000 (Reads)										
													FBR	TREQ	RREQ
I2CSCSR,	type WO, o	offset 0x00	4, reset 0x	0000.0000 (Writes)										
															DA
I2CSDR, ty	ype R/W, of	fset 0x008	, reset 0x0	000.0000											
											DA	ATA			
I2CSIMR,	type R/W, c	offset 0x00	C, reset 0x	0000.0000				-							
															DATAIM
															DAIP

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I2CSRIS, 1	I2CSRIS, type RO, offset 0x010, reset 0x0000.0000														
															DATARIS
12CSMIS, type RO, offset 0x014, reset 0x0000.0000															
															DATAMIS
I2CSICR,	I2CSICR, type WO, offset 0x018, reset 0x0000.0000														
															DATAIC

C Ordering and Contact Information

C.1 Ordering Information




Table C-1. Part Ordering Information

Orderable Part Number	Description
LM3S828-IQN50	Stellaris [®] LM3S828 Microcontroller
LM3S828-IQN50(T)	Stellaris [®] LM3S828 Microcontroller
LM3S828-EQN50	Stellaris [®] LM3S828 Microcontroller
LM3S828-EQN50(T)	Stellaris [®] LM3S828 Microcontroller

C.2 Kits

The Luminary Micro Stellaris[®] Family provides the hardware and software tools that engineers need to begin development quickly.

 Reference Design Kits accelerate product development by providing ready-to-run hardware, and comprehensive documentation including hardware design files:

http://www.luminarymicro.com/products/reference_design_kits/

 Evaluation Kits provide a low-cost and effective means of evaluating Stellaris[®] microcontrollers before purchase:

http://www.luminarymicro.com/products/kits.html

 Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box:

http://www.luminarymicro.com/products/development_kits.html

See the Luminary Micro website for the latest tools available, or ask your Luminary Micro distributor.

C.3 Company Information

Luminary Micro, Inc. designs, markets, and sells ARM Cortex-M3-based microcontrollers (MCUs). Austin, Texas-based Luminary Micro is the lead partner for the Cortex-M3 processor, delivering the world's first silicon implementation of the Cortex-M3 processor. Luminary Micro's introduction of the Stellaris® family of products provides 32-bit performance for the same price as current 8- and 16-bit microcontroller designs. With entry-level pricing at \$1.00 for an ARM technology-based MCU, Luminary Micro's Stellaris product line allows for standardization that eliminates future architectural upgrades or software tool changes.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com sales@luminarymicro.com

C.4 Support Information

For support on Luminary Micro products, contact:

support@luminarymicro.com +1-512-279-8800, ext. 3