

CDP68HC68T3

ADVANCE INFORMATION

October 17 1995

Serial (SPI) Counter CMOS IC

.....

:5:3

.-- ---

... ----

F-2-2-03-03-03-

Features

- SPI Bus Competible
- Time-out with Automatic Shuldown or Continuous Mode Countdown
- Programmable Countdown from 1 Second to 72 hours with 1 Second Resolution
- Low Power Drain
 - Oscillator/Counter Active:.......... 50µA Max.
- POR at V_{DD} Power-up w/o External Components
- Available in an 8 Laad SOIC or PDIP Package
- Operating Temperature Range -40°C to +85°C

Applications

- µP/Logic Countdown Timer
- Automotive Engine Time-Off Internal Timer
- Delayed Event Timer
- Single Event Timer
- · Repetitive Cycling Timer (Wake-up)
- Pulse Generator
- Interval Timer

Description


The CDP68HC68T3 is a Programmable CMOS Counter IC with a Serial Paripheral Interlace (SPI). The T3 provides a low power real time counter function with one second resolution programmable to a maximum count of 72 hours. The IC can function as either a counter or pulse generator. In the counter mode it can provide a method of determining the real time between events. The T3 will begin counting down from the programmed starting value, and can be queried to determine the elapsed time from start. In order to minimize power, the counter will enter a standby mode when the counter reaches zero. In the pulse generator mode the counter can be programmed to provide a repetitive square wave output with a period determined by the count in its 3 byte SPI register. In this mode of operation the IC can provide a "wake-up" signal at programmable time intervals of up to 72 hours. Read/write access is provided via 3 byte data transfers over the SPI bus.

The block diagram shows the internal functions of the T3. The 32kHz crystal oscillator determines the accuracy of the counter. The SPI clock (SCK) provides data transfer control when CE is active. An internal power on reset (POR) occurs when V_{DD} is switched ON. No external components are required.

Very little power is consumed in normal operation, allowing an ambient operating temperature range up to 125°C. In the standby mode, the quiescent supply current drain is less than 10µA.

Ordering information

PART NUMBER	TEMPERATURE RANGE	PACKAGE		
CDP68HC68T3M	-40°C to +85°C	8 Lead Plastic SOIC		
CDP68HC68T3E	-40°C to +85°C	8 Lead PlasticDIP		



CAUTION: These devices are sensitive to electrostatic discharge, Users should follow proper LC, Handling Procedures, Copyright © Herris Corporation 1995

File Number TBD

IRISO56

Specifications CDP68HC68T3

Absolute Maximum Ratings

Thormal Resistance Plestic SOIC Package,	165°C/W
Meximum Dissipation, PD At +125°C	
Above +125°C, derate at	
Maximum Junotion Temperature	+150°C

Friends

parameter selfs ny moment

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Electrical Specifications Vpn = +4.75V to +5.25V, TA = -40°C to +85°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITE
Active Supply Current	l _D OCQ.	Oscillator and Counter Running			50	μA
Low Power Mode Supply Current	l _{DDQ}	VCE=VMISO =VMOSI=VSCK=0.0V			10	Aμ
Power On Reset Trip Point, V _{DD}	V _{POR}				1.5	٧
Input Resistance, CE	Pin		10		25	ΚΩ
Input Voltage Low, SCK, MOSI, CE, OSC1	VnL		V ₈₅ - 0.3		V _{DO} x 0.2	٧
Input Voltage High, SCK, MOSI, CE, OSC1	Vitt		V _{DO} × 0.7		V ₃₆ +0.3	٧
Input Leakage Current, SCK, MOSI, OSC1	J _{LK}		-1		+1	ДĀ
Output Voltage Low, MISO	Vol	lour = 1.6mA		•	0.4	٧
Output Voltage High, MISO	VOH	I _{OUT} = -0.8mA	V _{DO} - 0.8	•		٧
High Z Leakage Current, MISO	lz	V _{MOSI} = V _{DD} or V _{SS}	-1		+1	μА

AC Characteristics V_{OD} = +4.75V to +5.25V, T_A = -40°C to +85°C, C_{L(MISO)} = 200pF Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITE
Internal Oscillator Timer Characteristic			•	-		
Oscillator Timor Accuracy	tosc		32.44	32.768	33.096	KHz
Interval Accuracy			0.5		0.5	
Oscillator Stabilization Time	[†] STAB				1	5
SPI Characteristics			<u> </u>	<u> </u>	'	
Serial Clock Frequency	f scx				2.72	MHz
Serial Clock High Time	Р	f _{BCK} = Maximum Frequency	150			ne ne
Serial Clock Low Time	tecks.	f _{SCK} = Maximum Frequency	150			Πŧ
Serial Clock Period	'6СКР	1 SCK = Maximum Frequency	367			ne
Senai Clock Rise Time	Гаскя				30	ns
Sonal Clock Fall Time	/BCKL				30	ns
Access Time	tacc	CE Rising Edge to MISO Data Valid			466	ns
CE Setup Timo	^t CE	CE Rising Edge to SCK Rising Edge	500			ns.
MISO Disable Timo	looz	CE Falling Edge to MISO High Z			200	ns.

Specifications CDP68HC68T3

AC Characteristics: V_{DD} = +4.75V to +8.25V, T_A = -40°C to +85°C, C_{L(MSO)} = 200pF: Unless Otherwise Specified (Continued)

PARAMETERS	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
MOSI Hold Time	1904	SCK Rising Edge to MOSI invalid	150		_	ne.
MOSI Setup Time	los.	SDI Valid to SCK Rising Edge	100			res .
MISO Valid Time	YOOY	SCX Falling Edgo to MISO Valid			120	ns.
MISO Hold Timo	Вон	SCK Felling Edge to MISO Invalid	0			ne
Enable Low Time	†CEA	Minimum Time Between Consecutive CE Assertions	200			ne
Enable Leg Time	\ \As	SCK Felling Edge to CE Falling Edge	150			ns.
Oscillator Response Time	[†] RESP	C _L = 4pF, V _H = 3.32V, V _L = 1.42V, V _{CH} > 2.9V, V _{CL} < 1.8V, V _{CD} = 4.75V			14	µ.s




FIGURE 1. TIMING DIAGRAM FOR SPECIFICATION REFERENCE, WHILE CE 18 HIGH, EACH SCK CLOCK SHIFTS ONE BIT OF DATA INTO MOSI AND ONE BIT OUT OF MISO. REFER TO TABLE 1 FOR A DE-SCRIPTION OF EACH BIT IN THE 3 BYTE (24 BIT) 8PI INPUT SHIFT REGISTER

3

.. 11-

***** eines en ei LJ.

-----_____

..... ----

e entres; ----

.....

.

.----

4.5950554 ______

parties for many ****

...... reserva

1 - 10 PM 10 - 1 - 1-1-5149-24

-

. .

5,5-2050-09

. -------------

Pin Description

SCK (1) Serial Clock (Input)

Serial data is shifted out on MISO, synchronously, with each leading edge of SCK. Input data from the MOSI pin is latched, synchronously, with each trailing edge of SCK.

MOSI (2) Mester-Out-Slave-in (input)

Data bytes are shifted in at this pin most significant bit first.

MISO (3) Master-IN-Slave-Out (Output)

Serial data is shifted out on this pin most significant bit first. When the chip enable signal is high, this pin is HI-Z. In continuous mode operation the pin is enabled and an output transition occurs at every programmed time out.

Vas (4)

Negative power supply line.

CE (5) Chip Enable (Input)

A positive chip enable input. Following a transition from low to high on CE the CDP68HC68T3 interprets the first 6 bits transferred as control information and the least significant two bits of the first byte and the following two bytes (18 bits) as data. CE must remain enabled throughout the three byte data transfer. An active pull-down is provided at the input pin.

OSC1 (6) OSC2 (7) Oscillator (Input & Output)

Normally connected to a crystal. The crystal and components should be mounted as close as possible to the oscillator terminals to minimize output distortion and start-up stabilization time.

VDD (8)

Positive power supply line.

-- 11-

-

enemanası

--

.----

4.393/6-10

. . .

residences 450

WT-07 T-04 - 1-1-7

.

Applications

SPI BUS CONTROL

Serial communication with the CDP68HC68T3 is via the SPI bus and a host CPU or µP such as the CDP68HC05. The SPI port pins are the MOSI input, MISO output, CE chip enable and the SCK system clock input.

On power up, the counter and clock divide register is set to all zero's and the T3 remains in a low power mode until a write operation. All commands are initiated from the SPI bus lines when 24 bits of data are written into the SPI Shift Register of the LPC. A SPI write will trigger the oscillator to start-up, clear the divide register to insure an accurate 1 second interval. The T3 will then begin counting down from the value loaded into the counter via the SPI.

The LPC is selected and data transfers are enabled when the CE input goes high. When CE goes high MISO output changes from a high Z to an active mode (the state of MISO output corresponds to the status of the overflow bit), internal data transfer from the LPC Counter and Control Registers to the SPI Shift Register are disabled, and the MOSI input is enabled; the SCK input should be in the low state.

Data bits are transferred to the LPC on high-low transitions of the SCK signal. Each serial bit is latched into the SPI Shift Register on the rising edge of the SCK, followed by data shifted out to the MISO line on the falling edge of the SCK. The timing diagram is shown in Figure 1. The 24 bit SPI Data Configuration is shown in Table 1. Each Read/Write operation must be a continuous 3 byte data sequence (Chip Enable remains in the high state throughout the 3 byte transfer. Read data (MISO output) consists of the counter status and the last written control bit information. Read data starts with the OF (Over Flow) bit as the first bit shifted out.

On the trailing edge of CE (high-to-low transition) the data in the SPI Shift Register will be transferred to the LPC Counter. and Control Registers. A low on the CE line returns the MISO three-state output to a three-state high Z mode. The

TABLE 4 I DO COLCUET DECIRTED BIT DECORRADA

BYTE	BIT NO.	24 BIT SHIFT REGISTER	BIT FUNCTION					
		T DATA OUT, MISO						
	7	R/W /OF	Defines Write mode where R/W=0. When writing date, all 24 data bits must be written on the same assertion of CE. For Read only mode, R/W=1. When Reading, the OF (Over Flow) bit is 1st bit read at MISO. (OF bit may be read immediately after CE goes high)					
	6	Control 4	Enable/Disable Sit. When High, a Write will Disable the oscillator. This bit is active low to enable oscillator. (The Function Bit must also be high) Square Wave Bit. When High, this bit forces a square wave repetitive mode at the MISO out (The Function Bit must also be high)					
,]	5	Control 3						
Ī	4	Control 2	Test Bit. Used by mir to expedite chip test time. Normal operation requires this bit to be set low					
ſ	3	Control 1	Function Bit. This bit must be set high with other control bits to force activation of that function					
ľ	2	Control 0	Test Bit. Used by riff to expedite chip test time. Normal operation requires this bit to be set for					
Ī	1	LPC17	MSB					
Ī	٥	LPC16						
	7	LPC15						
	6	LPC14						
	5	LPC13						
2	4	LPC12						
ſ	3	LPC11	The LPC00 to LPC17 bits specify the SPI data input/output for the counter					
ſ	2	LPC10	WRITE Mode, R/W = 0: LPCxx bits are written from the SPI Shift Register to the counte when CE goes low.					
Γ	1	LPC08	READ Mode, R/W = 1: No data is written, the LPC bits are shifted out of MISO on the falling					
	0	₽C08	edge of SCK. The first bit shifted out is the MSB. When reading, the LPC bits define the					
	7	LPC07	countdown status of the counter.					
	6	LPC06						
ſ	5	LPC06						
3	4	LPC04						
ן י	3	LPC03						
-	2	LPC02						
	1	LPC01	_					
	0	LPC00	LSB (Represents a count of 1 second)					

5

-- 11-

----. - -, . . t . . S garginalisa ... -. - ersones \$35,655K ----

. . .

----12-20-019 . . .

--------......

e de la companya de l

.

.

....

1.5.3

entras:

------ ---

.....

. CE input has an internal pull-down to keep the LPC serial interface inactive when the input line is open or the CPU is in reset.

DEFINITION OF DATA BITS

As shown in Table 1, 24 bits of data are transferred into the SPI Shift Register. The 18 data bit sequence LPC00 to LPC17 is used to write a countdown value to the internal counter. If the R/W value of bit 24 is set to zero, the data in the SPI Shift Register is written to the Counter data register. A read only command requires the R/W bit to be set to 1. When reading the data stream from the SPI Shift Register, the first bit shifted out to the MISO line is the counter Over Flow status (OF bit 24). Data follows in the sequence shown in Table 1 as control bits followed by the 18 bit LPCxx group with the timer countdown status. Control bit values shifted out will be the values previously written to the SPI Shift Register

The control bits are used to set command and control functions with the dufined action as shown in Table 1.

WRITE OPERATION

When CE goes low and the R/W bit in the SPI shifted data is set to zero, the data Write mode is initiated. An R/W bit set to zero forces the SPI Shift Register data to be latched into the Counter and Control Register. The Write command resets the Clock Divider, clears the OF bit and starts the oscillator. Start-up of the Oscillator may inherently produce an error in the count value. Initialization should be done with two SPI Write commands. The second Write must occur after the t_{STAB} time interval.

READ OPERATION

If the RVW bit is set to one the counter register will not be altered. The data in the SPI Shift Register consists of the updated Counter countdown status and the Control bits last written to the Control Register. The SPI shift register is updated with the latest counter value at one second intervals. Data is shifted out to the MISO line starting with the OF bit. In order to avoid a change in operating mode Control Bit 1 should be in the low state.

POR

An internal Power-On-Reset (POR) is active only in

response to the $V_{\rm DD}$ level. Reset occurs when power is applied to $V_{\rm DD}$. Reset action occurs when $V_{\rm DD}$ is no greater than 1.5V. (No external components are required.) Reset at power on initializes the Counter, Clock Divider and Data Register to all zeros, stope the internal 32.768kHz clock and sets the LPC into a low power mode.

OSCILLATOR & CLOCK DIVIDER

The Clock Divider functions as a prescaler for the 32.768kHz oscillator with a 2¹⁵ divide count. This provides crystal oscillator accuracy for the 1 second timing pulse delivered to the Counter. A SPI write command resets the Clock Divider to all zero's and clears the OF bit to initialize the start of timing.

. National

. . . . emmens:

--

.

.

* 2000000

. . .

on the second

. . . .

11 -

The oscillator may be disabled by writing a 1 to Control Bits 1 and 4. A data write operation is required in order to restart the oscillator.

COUNTER OPERATION

The LPC is a low power counter with 1 second of resolution and 1% interval accuracy. The maximum timer duration is 72.8 hours which results from an 18 bit countdown of the Counter register when clocked by the 1 second Clock Divider pulse. Count data loaded from a host CPU via the SPI Bus sets the timer.

Countdown begins from the value loaded into the counter and will continue until the counter overflows bits (i.e. all ones). At 1 second intervals, 0.5 seconds after the Counter LSB changes, the SPI Shift Register is updated with the current Counter value. A read operation may be used to determine the Counter value. Counting continues until all Counter bits and the OF bit are 1. After the all 1's state is reached, the counter and OF bits are cleared to 0's and the LPC goes to the Low Power mode with the Oscillator disabled.

SQUARE WAVE, REPETITIVE CYCLE MODE

To initiate operation in the Square Wave mode, the Square Wave Bit and the Function Bit are set High. This forces a square wave output at the MISO pin. The initial state of the MISO output after a POR is low. After POR a warite to the timer with the square wave bit set (high) will force MISO into a high state. MISO's state will change on all subsequent time outs (OF=1).





FIGURE 2. TYPICAL MICROCONTROLLER INTERFACE WITH THE COPSSHOSSTS LOW POWER COUNTER



M8.15 (JEDEC 118-012-AA) B LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

	MILLMETERS MILLMETERS			ETERS	
SYMBOL	house	MAX	MIN_]_MAX	NOTES
٨		(AXA) dies	1.35	1.76	
A1	0.0040	0.0096	0.10	0.25	
8	0.013	0.020	0,83	0.51	9
С	0.0076	0.0098	0.19	0.25	-
D	0.1890	0.1968	4.80	5.00	8
E	0.1497	0.1574	3.80	4.00	4
•	0.060	BSC	1.27	BSC	r · i
н	0.2284	0.2440	5.80	6.20	—
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.060	0.40	1.27	6
N		,	_	8	7
Œ	O _Q	80	00	8*	-

_____.

....

4.3930635

were to the

STATE OF

and the second

NOTES:

- 1. Refer to applicable symbol list.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension *D* does not include mold flash, protrusions or game burts. Mold flash, protrusion and gate burts shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions, interlead flash and protrusions shall not exceed 0,25mm (0.010 inch) per side.
- 5. The chamter on the body is optional. If it is not present, a visual

index feature must be located within the crosshatched area.

- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 Inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 Inch)
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information luminhed by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any intringements of patents or other rights of third packet which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

Sales Office Headquarters

For general information regarding Harris Semiconductor and its products, call 1-800-4-HARRIS

UNITED STATES
Harris Semiconductor
P.O. Box 863, Mail Stop 63-210
Melbourne, Florida 32902

TEL: 1-800-442-7747 (407) 729 4984 FAX: (407) 729 5321 EUROPE
Harris Semiconductor
Mercure Centre
100, Rue de la Fusoe
1130 Brussels, Belgium
TEL: (32) 2-724-2111

SOUTH ASIA Harris Semiconductor M.K. Ltd. 13/F Fourseas Suilding 208-212 Nathan Road Tsimshatsui, Kowloon Hong Kong TEL: (852) 723-6339 NORTH ASIA Harris K.K. Kojimachi-Nakata Bidg. 4F 5-3-5 Kojimachi Chiyoda-ku, Tokyo 102 Japan TEL: (81) 3-3285-7572 (Sales)

