ANALOG DEVICES

FEATURES

Four Complete Voltage Output DACs Data Register Readback Feature "Reset to Zero" Override Multiplying Operation Double-Buffered Latches Surface Mount and DIP Packages MIL-STD-883 Compliant Versions Available

APPLICATIONS

Automatic Test Equipment Robotics Process Control Disk Drives Instrumentation Avionics

PRODUCT DESCRIPTION

The AD664 is four complete 12-bit, voltage-output DACs on one monolithic IC chip. Each DAC has a double-buffered input latch structure and a data readback function. All DAC read and write operations occur through a single microprocessor-compatible I/O port.

The I/O port accommodates 4-, 8- or 12-bit parallel words allowing simple interfacing with a wide variety of microprocessors. A reset to zero control pin is provided to allow a user to simultaneously reset all DAC outputs to zero, regardless of the contents of the input latch. Any one or all of the DACs may be placed in a transparent mode allowing immediate response by the outputs to the input data.

The analog portion of the AD664 consists of four DAC cells, four output amplifiers, a control amplifier and switches. Each DAC cell is an inverting R-2R type. The output current from each DAC is switched to the on-board application resistors and output amplifier. The output range of each DAC cell is programmed through the digital I/O port and may be set to unipolar or bipolar range, with a gain of one or two times the reference voltage. All DACs are operated from a single external reference.

The functional completeness of the AD664 results from the combination of Analog Devices' BiMOS II process, laser-trimmed thin-film resistors and double-level metal interconnects.

PRODUCT HIGHLIGHTS

- 1. The AD664 provides four voltage-output DACs on one chip offering the highest density 12-bit D/A function available.
- 2. The output range of each DAC is fully and independently programmable.
- 3. Readback capability allows verification of contents of the internal data registers.


REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.


Monolithic 12-Bit Quad DAC

AD664

PIN CONFIGURATIONS







- 4. The asynchronous RESET control returns all D/A outputs to zero volts.
- 5. DAC-to-DAC matching performance is specified and tested.
- 6. Linearity error is specified to be 1/2 LSB at room temperature and 3/4 LSB maximum for the K, B and T grades.
- 7. DAC performance is guaranteed to be monotonic over the full operating temperature range.
- 8. Readback buffers have tristate outputs.
- 9. Multiplying-mode operation allows use with fixed or variable, positive or negative external references.
- The AD664 is available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current AD664/883B data sheet for detailed specifications.

$\label{eq:added_add} \textbf{AD664} \textbf{--SPECIFICATIONS}^{(V_{LL}\ =\ +5\ V,\ V_{CC}\ =\ +15\ V,\ V_{EE}\ =\ -15\ V,\ V_{REF}\ =\ +10\ V,\ T_{A}\ =\ +25^{\circ}C}_{unless\ otherwise\ noted)}$

Model	JN/J Min	P/AD/AJ Typ	/SD Max	KN/I Min	KP/BD/BJ/BE Typ	/TD/TE Max	Units	
	MIN			Min	*	*		
RESOLUTION		12	12		*	*	Bits	
ANALOG OUTPUT								
Voltage Range ¹			•••••	1				
UNI Versions	0		$V_{CC} - 2.0^2$	*		*	Volts	
BIP Versions	$V_{EE} + 2.0^2$		$V_{CC}-2.0^2 \\$	*		*	Volts	
Output Current	5			*			mA	
Load Resistance		2			*		kΩ	
Load Capacitance			500			*	pF	
Short-Circuit Current		25	40		*	*	mA	
ACCURACY								
Gain Error	-7	±3	7	-5	± 2	5	LSB	
Unipolar Offset	-2	$\pm 1/2$	2	-1	$\pm 1/4$	1	LSB	
Bipolar Zero ³	-3	$\pm 3/4$	3	-2	$\pm 1/2$	2	LSB	
Linearity Error ⁴	-3/4	$\pm 1/2$	3/4	-1/2	$\pm 1/4$	1/2	LSB	
Linearity T _{MIN} to T _{MAX}	-1	$\pm 3/4$	1	-3/4	$\pm 1/2$	3/4	LSB	
Differential Linearity	-3/4		3/4	-1/2		1/2	LSB	
Differential Linearity T _{MIN} to T _{MAX}	Monotonic (a All Te	mperatures		nic @ All Te		-	
Gain Error Drift	(9	F			F		
Unipolar 0 V to +10 V Mode	-12	±7	12	-10	± 5	10	ppm of FSR ⁵ /°C	
Bipolar –5 V to +5 V Mode	-12	 ±7	12	-10	±5	10	ppm of FSR/°C	
Bipolar -10 V to $+10$ V Mode	-12	±7	12	-10	±5	10	ppm of FSR/°C	
Unipolar Offset Drift	12	± 1	12	10	÷	10		
Unipolar 0 V to +10 V Mode	-3	±1.5	3	-2	±1	2	ppm of FSR/°C	
Bipolar Zero Drift		±1.9	5	-2	±1	2		
Bipolar –5 V to +5 V Mode	-12	±7	12	-10	±5	10	ppm of FSR/°C	
Bipolar –10 V to +10 V Mode	-12	±7 ±7	12	-10 -10	±5	10	ppm of FSR/°C	
	-12	±1	12	-10	1)	10		
REFERENCE INPUT								
Input Resistance	1.3		2.6	*		*	kΩ	
Voltage Range ⁶	$V_{EE} + 2.0^2$		$V_{CC}-2.0^2 \\$	*		*	Volts	
POWER REOUIREMENTS								
V _{LL}	4.5	5.0	5.5	*	*	*	Volts	
ILL ILL		5.0	5.5				VOID	
$(a) V_{IH}, V_{IL} = 5 V, 0 V$		0.1	1		*	*	mA	
$(a) V_{\text{IH}}, V_{\text{IL}} = 5.4 \text{ V}, 0.4 \text{ V}$		3	6		*	*	mA	
o	±11.4	J	±16.5	*		*	Volts	
$V_{\rm CC}/V_{\rm EE}$	±11.4	10	15		*	*	mA	
I _{CC}		12			*	*		
I _{EE}		15	19 505		*	*	mA	
Total Power		400	525		~	~	mW	
ANALOG GROUND CURRENT ⁷	-600	± 400	+600	*	*	*	μΑ	
MATCHING PERFORMANCE								
Gain ⁸	-6	±3	6	-4	± 2	4	LSB	
Offset ⁹	-2	$\pm 1/2$	2	-1	$\pm 1/4$	1	LSB	
Bipolar Zero ¹⁰	-3	± 1	3	-2	± 1	2	LSB	
Linearity ¹¹	-1.5	$\pm 1/2$	1.5	-1	$\pm 1/2$	1	LSB	
CROSSTALK			0.0			*	ID	
Analog			-90			*	dB	
Digital			-60			*	dB	
DYNAMIC PERFORMANCE ($R_L = 2 \text{ k}\Omega$, $C_L = 500 \text{ pF}$)								
Settling Time to $\pm 1/2$ LSB								
Off \leftarrow Bits \rightarrow On, GAIN = 1, V _{REF} = 10		8	10		*	*	μs	
Settling Time to $\pm 1/2$ LSB								
$-10 \leftarrow V_{\text{REF}} \rightarrow 10 \text{ V}$, GAIN = 1, Bits On		10			*		μs	
			500			*	nV-sec	
Glitch Impulse								
Glitch Impulse								
MULTIPLYING MODE PERFORMANCE								
MULTIPLYING MODE PERFORMANCE Reference Feedthrough @ 1 kHz		-75			*		dB	
MULTIPLYING MODE PERFORMANCE		-75 70			*		dB kHz	
MULTIPLYING MODE PERFORMANCE Reference Feedthrough @ 1 kHz Reference –3 dB Bandwidth								
MULTIPLYING MODE PERFORMANCE Reference Feedthrough @ 1 kHz Reference -3 dB Bandwidth POWER SUPPLY GAIN SENSITIVITY		70	±5			*	kHz	
MULTIPLYING MODE PERFORMANCE Reference Feedthrough @ 1 kHz			±5 ±5			*		

Model		[N/JP/AD/A]	[/SD	KN/K	P/BD/BJ/BE	TD/TE	
	Min	Тур	Max	Min	Тур	Max	Units
DIGITAL INPUTS							
V _{IH}	2.0			*			Volts
V _{IL}	0		0.8	*		*	Volts
Data Inputs							
$I_{IH} @ V_{IN} = V_{LL}$	-10	± 1	10	*	*	*	μA
I_{IL} @ V_{IN} = DGND	-10	± 1	10	*	*	*	μA
CS/DS0/DS1/RST/RD/LS							
$I_{IH} @ V_{IN} = V_{LL}$	-10	± 1	10	*	*	*	μA
I_{IL} @ $V_{IN} = V_{LL}$	-10	± 1	10	*	*	*	μA
$\overline{\mathrm{MS}}/\overline{\mathrm{TR}}^{12}$							
$I_{IH} @ V_{IN} = V_{LL}$	-10	5	10	*	*	*	μA
I_{IL} @ V_{IN} = DGND	-10	-5	0	*	*	*	μA
$\overline{\text{QS0}}/\overline{\text{QS1}}/\overline{\text{QS2}}^{12}$							
$I_{IH} @ V_{IN} = V_{LL}$	-10	5	10	*	*	*	μA
$I_{IL} @ V_{IN} = DGND$	-10	±1	10	*	*	*	μΑ
DIGITAL OUTPUTS							
V _{OL} @ 1.6 mA Sink			0.4			*	Volts
V _{OH} @ 0.5 mA Source	2.4			*			Volts
TEMPERATURE RANGE							
JN/JP/KN/KP	0		+70	*		*	°C
AD/AJ/BD/BJ/BE	-40		+85	*		*	°C
SD/TD/TE	-55		+125	*		*	°C

NOTES

¹A minimum power supply of ± 12.0 V is required for 0 V to ± 10 V and ± 10 V operation. A minimum power supply of ± 11.4 V is required for -5 V to ± 5 V operation. ²For V_{CC} < ± 12 V and V_{EE} > -12 V. Voltage not to exceed 10 V maximum.

³Bipolar zero error is the difference from the ideal output (0 volts) and the actual output voltage with code 100 000 000 applied to the inputs.

⁴Linearity error is defined as the maximum deviation of the actual DAC output from the ideal output (a straight line drawn from 0 to F.S. - 1 LSB).

 5 FSR means Full-Scale Range and is 20 V for ± 10 V range and 10 V for ± 5 V range.

⁶A minimum power supply of ± 12.0 V is required for a 10 V reference voltage.

⁷Analog Ground Current is input code dependent.

⁸Gain error matching is the largest difference in gain error between any two DACs in one package.

⁹Offset error matching is the largest difference in offset error between any two DACs in one package.

¹⁰Bipolar zero error matching is the largest difference in bipolar zero error between any two DACs in one package.

¹¹Linearity error matching is the difference in the worst ease linearity error between any two DACs in one package.

¹²44-pin versions only.

*Specifications same as JN/JP/AD/AJ/SD.

Specifications subject to change without notice.

Specifications shown in **boldface** are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

ABSOLUTE MAXIMUM RATINGS*

V_{LL} to DGND
V_{CC} to DGND
V_{EE} to DGND
Soldering
Power Dissipation 1000 mW
AGND to DGND
Reference Input $V_{REF} \le \pm 10$ V and V_{REF}
\leq (V _{CC} – 2 V, V _{EE} + 2 V)
V_{CC} to V_{EE} 0 to +36 V

Digital Inputs		0.3 V to +7 V
Analog Outputs		Indefinite Shorts to
	V _{CC}	V_{LL} , V_{EE} and GND

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION .

ESD (electrostatic discharge) sensitive device. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.






Figure 1a. 44-Pin Block Diagram

FUNCTIONAL DESCRIPTION

The AD664 combines four complete 12-bit voltage output D/A converters with a fast, flexible digital input/output port on one monolithic chip. It is available in two forms, a 44-pin version shown in Figure 1a and a 28-pin version shown in Figure 1b.

44-Pin Versions

Each DAC offers flexibility, accuracy and good dynamic performance. The R-2R structure is fabricated from thin-film resistors which are laser-trimmed to achieve 1/2 LSB linearity and guaranteed monotonicity. The output amplifier combines the best features of the bipolar and MOS devices to achieve good dynamic performance and low offset. Settling time is under 10 μ s and each output can drive a 5 mA, 500 pF load. Short-circuit protection allows indefinite shorts to V_{LL}, V_{CC}, V_{EE} and GND. The output and span resistor pins are available separately. This feature allows a user to insert current-boosting elements to increase the drive capability of the system, as well as to overcome parasitics.

Digital circuitry is implemented in CMOS logic. The fast, low power, digital interface allows the AD664 to be interfaced with most microprocessors. Through this interface, the wide variety of features on each chip may be accessed. For example, the input data for each DAC is programmed by way of 4-, 8-, 12- or 16-bit words. The double-buffered input structure of this latch allows all four DACs to be updated simultaneously. A readback feature allows the internal registers to be read back through the same digital port, as either 4-, 8- or 12-bit words. When disabled, the readback drivers are placed in a high impedance (tristate) mode. A TRANSPARENT mode allows the input data to pass straight through both ranks of input registers and appear at the DAC with a minimum of delay. One D/A may be placed in the transparent mode at a time, or all four may be made transparent at once. The MODE SELECT feature allows the output range and mode of the DACs to be selected via the data bus inputs. An internal mode select register stores the selections. This register may also be read back to check its contents. A RESET-TO-ZERO feature allows all DACs to be reset to 0 volts out by strobing a single pin.




Figure 1b. 28-Pin Block Diagram

28-Pin Versions

The 28-pin versions are dedicated versions of the 44-pin AD664. Each offers a reduced set of features from those offered in the 44-pin version. This accommodates the reduced number of package pins available. Data is written and read with 12-bit words only. Output range and mode select functions are also not available in 28-pin versions. As an alternative, users specify either the UNI (unipolar, 0 to V_{REF}) models or the BIP (bipolar, $-V_{REF}$ to V_{REF}) models depending on the application requirements. Finally, the transparent mode is not available on the 28-pin versions.

	Mode = UNI	Mode = BIP
Gain = 1	$\begin{array}{l} 000000000000 = 0 \ V \\ 100000000000 = V_{REF}/2 \\ 111111111111 = V_{REF} - 1 \ LSB \end{array}$	$\begin{array}{l} 00000000000 = - V_{REF}/2 \\ 100000000000 = 0 V \\ 111111111111 = V_{REF}/2 - 1 \text{ LSB} \end{array}$
Gain = 2	$\begin{array}{l} 000000000000 = 0 \ V \\ 100000000000 = V_{REF} \\ 111111111111 = 2 \times V_{REF} - 1 \ LSB \end{array}$	$\begin{array}{c} 00000000000 = V_{REF} \\ 100000000000 = 0 \ V \\ 1111111111111 = +V_{REF} - 1 \ LSB \end{array}$

Table I. Transfer Functions

DEFINITIONS OF SPECIFICATIONS

LINEARITY ERROR: Analog Devices defines linearity error as the maximum deviation of the actual, adjusted DAC output from the ideal analog output (a straight line drawn from 0 to FS - 1 LSB) for any bit combination. This is also referred to as relative accuracy. The AD664 is laser-trimmed to typically maintain linearity errors at less than $\pm 1/4$ LSB.

MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a nondecreasing function of input. All versions of the AD664 are monotonic over their full operating temperature range.

DIFFERENTIAL LINEARITY: Monotonic behavior requires that the differential linearity error be less than 1 LSB both at 25°C as well as over the temperature range of interest. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a 1 LSB change in digital input code. For example, for a 10 V full-scale output, a change of 1 LSB in digital input code should result in a 2.44 mV change in the analog output ($V_{REF} = 10$ V, Gain = 1, 1 LSB = 10 V × 1/4096 = 2.44 mV). If in actual use, however, a 1 LSB change in the input code results in a change of only 0.61 mV (1/4 LSB) in analog output, the differential nonlinearity error would be -1.83 mV, or -3/4 LSB.

GAIN ERROR: DAC gain error is a measure of the difference between the output span of an ideal DAC and an actual device.

UNIPOLAR OFFSET ERROR: Unipolar offset error is the difference between the ideal output (0 V) and the actual output of a DAC when the input is loaded with all "0s" and the MODE is unipolar.

BIPOLAR ZERO ERROR: Bipolar zero error is the difference between the ideal output (0 V) and the actual output of a DAC when the input code is loaded with the MSB = "1" and the rest of the bits = "0" and the MODE is bipolar.


SETTLING TIME: Settling time is the time required for the output to reach and remain within a specified error band about its final value, measured from the digital input transition.

CROSSTALK: Crosstalk is the change in an output caused by a change in one or more of the other outputs. It is due to capacitive and thermal coupling between outputs.

REFERENCE FEEDTHROUGH: The portion of an ac reference signal that appears at an output when all input bits are low. Feedthrough is due to capacitive coupling between the reference input and the output. It is specified in decibels at a particular frequency.


REFERENCE 3 dB BANDWIDTH: The frequency of the ac reference input signal at which the amplitude of the full-scale output response falls 3 dB from the ideal response.

GLITCH IMPULSE: Glitch impulse is an undesired output voltage transient caused by asymmetrical switching times in the switches of a DAC. These transients are specified by their net area (in nV-sec) of the voltage vs. time characteristic.



PIN CONFIGURATIONS

44-Pin Package



ANALOG CIRCUIT CONSIDERATIONS Grounding Recommendations

The AD664 has two pins, designated ANALOG and DIGITAL ground. The analog ground pin is the "high quality" ground reference point for the device. A unique internal design has resulted in low analog ground current. This greatly simplifies management of ground current and the associated induced voltage drops. The analog ground pin should be connected to the analog ground point in the system. The external reference and any external loads should also be returned to analog ground.

The digital ground pin should be connected to the digital ground point in the circuit. This pin returns current from the logic portions of the AD664 circuitry to ground.

Analog and digital grounds should be connected at one point in the system. If there is a possibility that this connection be broken or otherwise disconnected, then two diodes should be connected between the analog and digital ground pins of the AD664 to limit the maximum ground voltage difference.

Power Supplies and Decoupling

The AD664 requires three power supplies for proper operation. V_{LL} powers the logic portions of the device and requires +5 volts. V_{CC} and V_{EE} power the remaining portions of the circuitry and require +12 V to +15 V and -12 V to -15 V, respectively. V_{CC} and V_{EE} must also be a minimum of two volts greater then the maximum reference and output voltages anticipated.

Decoupling capacitors should be used on all power supply pins. Good engineering practice dictates that the bypass capacitors be located as near as possible to the package pins. V_{LL} should be bypassed to digital ground. V_{CC} and V_{EE} should be decoupled to analog ground.

Driving the Reference Input

The reference input of the AD664 can have an impedance as low as 1.3 k Ω . Therefore, the external reference voltage must be able to source up to 7.7 mA of load current. Suitable choices include the 5 V AD586, the 10 V AD587 and the 8.192 V AD689.

The architecture of the AD664 derives an inverted version of the reference voltage for some portions of the internal circuitry. This means that the power supplies must be at least 2 V




Figure 2. Recommended Circuit Schematic

greater than both the external reference and the inverted external reference.

Output Considerations

Each DAC output can source or sink 5 mA of current to an external load. Short-circuit protection limits load current to a maximum load current of 40 mA. Load capacitance of up to 500 pF can be accommodated with no effect on stability. Should an application require additional output current, a current boosting element can be inserted into the output loop with no sacrifice in accuracy. Figure 3 details this method.




Figure 3. Current-Boosting Scheme

AD664 output voltage settling time is $10 \,\mu s$ maximum. Figure 4 shows the output voltage settling time with a fixed $10 \,V$ reference, gain = 1 and all bits switched from 1 to 0.




Figure 4. Settling Time; All Bits Switched from On to Off

Alternately, Figure 5 shows the settling characteristics when the reference is switched and the input bits remain fixed. In this case, all bits are "on," the gain is 1 and the reference is switched from -5 V to +5 V.




Figure 5. Settling Time; Input Bits Fixed, Reference Switched

Multiplying Mode Performance

Figure 6 illustrates the typical open-loop gain and phase performance of the output amplifiers of the AD664.




Figure 6. Gain and Phase Performance of AD664 Outputs

Crosstalk

Crosstalk is a spurious signal on one DAC output caused by a change in the output of one or more of the other DACs. Crosstalk can be induced by capacitive, thermal or load current induced feedthrough. Figure 7 shows typical crosstalk. DAC B is set to output 0 volts. The outputs of DAC A, C and D switch 2 k Ω loads from 10 V to 0 V. The first disturbance in the output of DAC B is caused by digital feedthrough from the input data lows. The second disturbance is caused by analog feedthrough from the other DAC outputs.




Figure 7. Output Crosstalk

Output Noise

Wideband output noise is shown in Figure 8. This measurement was made with a 7 MHz noise bandwidth, gain = 1 and all bits on. The total rms noise is approximately one fifth the visual peak-to-peak noise.

DIGITAL INTERFACE

As Table II shows, the AD664 makes a wide variety of operating modes available to the user. These modes are accessed or programmed through the high speed digital port of the quad DAC. On-board registers program and store the DAC input codes and the DAC operating mode data. All registers are double-buffered to allow for simultaneous updating of all outputs. Register data may be read back to verify the respective contents. The digital port also allows transparent operation. Data from the input pins can be sent directly through both ranks of latches to the DAC.

		ImV	2001	ş
90		· ‡ · · · · · · · · · · · · · · · · · ·		
		++		
D.k	···· ····	·[

Figure 8. Typical Output Noise

Partial address decoding is performed by the DS0, DS1, $\overline{\text{QS0}}$, $\overline{\text{QS1}}$ and $\overline{\text{QS2}}$ address bits. $\overline{\text{QS0}}$, $\overline{\text{QS1}}$ and $\overline{\text{QS2}}$ allow the 44-pin versions of the AD664 to be addressed in 4-bit nibble, 8-bit byte or 12-bit parallel words.

The $\overline{\text{RST}}$ pin provides a simple method to reset all output voltages to zero. Its advantages are speed and low software overhead.

INPUT DATA

In general, two types of data will be input to the registers of the AD664, input code data and mode select data. Input code data sets the DAC inputs while the mode select data sets the gain and range of each DAC.

The versatile I/O port of the AD664 allows many different types of data input schemes. For example, the input code for just one of the DACs may be loaded and the output may or may not be updated. Or, the input codes for all four DACs may be written, and the outputs may or may not be updated.

The same applies for MODE SELECTION. The mode of just one or many of the DACs may be rewritten and the user can choose to immediately update the outputs or wait until a later time to transfer the mode information to the outputs.

A user may also write both input code and mode information into their respective first ranks and then update all second ranks at once.

Finally, transparent operation allows data to be transferred from the inputs to the outputs using a single control line. This feature is useful, for example, in a situation where one of the DACs is used in an A/D converter. The SAR register could be connected directly to a DAC by using the transparent mode of operation. Another use for this feature would be during system calibration where the endpoints of the transfer function of each DAC would be measured. For example, if the full-scale voltages of each DAC were to be measured, then by making all four DACs transparent and putting all "1s" on the input port, all four DACs would be at full-scale. This requires far less software overhead than loading each register individually.

Function	DS1, DS0	LS	MS	TR	$\overline{\mathbf{QS0}}, \overline{1}, \overline{2}^1$	RD	CS	RST
Load 1st Rank (data)								
DACA	00	0	1	1	Select Quad	1	1→0	1
DACB	01	0	1	1	Select Quad	1	1→0	1
DACC	10	0	1	1	Select Quad	1	1→0	1
DACD	11	0	1	1	Select Quad	1	$1 \rightarrow 0$	1
Load 2nd Rank (data)	XX	1	1	1	XXX	1	1→0	1
Readback 2nd Rank (data)	Select D/A	X	1	1	Select Quad	0	1→0	1
Reset	XX	X	x	Х	XXX	X	X	0
Transparent ¹								
All DACs	XX	1	1	0	000	1	1→0	1
DACA	00	0	1	0	000	1	1→0	1
DACB	01	0	1	0	000	1	1→0	1
DACC	10	0	1	0	000	1	1→0	1
DACD	11	0	1	0	000	1	1→0	1
Mode Select ^{1, 2}								
1st Rank	XX	0	0	1	00X	1	1→0	1
2nd Rank	XX	1	0	1	XXX	1	1→0	1
Readback Mode ¹	XX	X	0	1	00X	0	1→0	1
Update 2nd Rank								
and Mode	XX	1	0	0	XXX	1	1→0	1

Table II. AD664 Digital Truth Table

NOTES

X = Don't Care.

¹For 44-pin versions only. Allow the AD664 to be addressed in 4-bit nibble, 8-bit byte or 12-bit parallel words.

²For $\overline{\text{MS}}$, $\overline{\text{TR}}$, $\overline{\text{LS}}$ = 0, a $\overline{\text{MS}}$ 1st write occurs.

The following sections detail the timing requirements for various data loading schemes. All of the timing specifications shown assume $V_{IH} = 2.4 \text{ V}$, $V_{IL} = 0.4 \text{ V}$, $V_{CC} = +15 \text{ V}$, $V_{EE} = -15 \text{ V}$ and $V_{LL} = +5 \text{ V}$.

Load and Update One DAC Output

In this first example, the object is simply to change the output of one of the four DACs on the AD664 chip. The procedure is to select the address bits that indicate the DAC to be programmed, pull LATCH SELECT (\overline{LS}) low, pull CHIP SELECT (\overline{CS}) low, release \overline{LS} and then release \overline{CS} . When \overline{CS} goes low, data enters the first rank of the input latch. As soon as \overline{LS} goes high, the data is transferred into the second rank and produces the new output voltage. During this transfer, \overline{MS} , \overline{TR} , \overline{RD} and \overline{RST} should be held high.

Preloading the First Rank of One DAC

In this case, the object is to load new data into the first rank of one of the DACs but *not* the output. As in the previous case, the address and data inputs are placed on the appropriate pins. \overline{LS} is then brought to "0" and then \overline{CS} is asserted. Note that in this situation, however, \overline{CS} goes high before \overline{LS} goes high. The input data is prevented from getting to the second rank and affecting the output voltage.




Figure 9a. Update Output of a Single DAC

SYMBOL	25°C MIN (ns)	T _{MIN} to T _{MAX} MIN (ns)
t _{LS} *	0	0
t _{DS}	0	0
t _{DH}	0	0
t _{LW}	60	80
t _{CH}	30	50
t _{AS}	0	0
t _{AH}	0	0
INCREASE), THE WIDTH O D BY THE SAME ATER THAN 0 ns	AMOUNT THAT

Figure 9b. Update Output of a Single DAC Timing




Figure 10a. Preload First Rank of a DAC


SYMBOL	25°C MIN (ns)	T _{MIN} to T _{MAX} MIN (ns)
t _{LS}	0	0
t _{LH}	15	15
t _{cw}	80	100
t _{DS}	0	0
t _{DH}	15	15
t _{AS}	0	0
t _{AH}	15	15

Figure 10b. Preload First Rank of a DAC Timing

This allows the user to "preload" the data to a DAC and strobe it into the output latch at some future time. The user could do this by reproducing the sequence of signals illustrated in the next section.

Update Second Rank of a DAC

Assuming that a new input code had previously been placed into the first rank of the input latches, the user can update the output of the DAC by simply pulling \overline{CS} low while keeping \overline{LS} , \overline{MS} , \overline{TR} , \overline{RD} and \overline{RST} high. Address data is not needed in this case. In reality, all second ranks are being updated by this procedure, but only those which receive data different from that already there would manifest a change. Updating the second rank does not change the contents of the first rank.





The same options that exist for individual DAC input loading also exist for multiple DAC input loading. That is, the user can choose to update the first and second ranks of the registers or preload the first ranks and then update them at a future time.

Preload Multiple First Rank Registers

The first ranks of the DAC input registers may be preloaded with new input data without disturbing the second rank data. This is done by transferring the data into the first rank by bringing \overline{CS} low while \overline{LS} is low. But \overline{CS} must return high before \overline{LS} . This prevents the data from the first rank from getting into the second rank. A simple second rank update cycle as shown in Figure 11 would move the "preloaded" information to the DACs. REV. C -9-




Figure 12. Preload First Rank Registers

Load and Update Multiple DAC Outputs

The following examples demonstrate two ways to update all DAC outputs. The first method involves doing all data transfers during one long \overline{CS} low period. Note that in this case, shown in Figure 13, \overline{LS} returns high before \overline{CS} goes high. Data hold time, relative to an address change, is 70 ns. This updates the outputs of all DACs simultaneously.




Figure 13. Update All DAC Outputs

The second method involves doing a \overline{CS} assertion (low) and an $\overline{\text{LS}}$ toggle separately for each DAC. It is basically a series of preload operations (Figure 10). In this case, illustrated in Figure 14, two \overline{LS} signals are shown. One, labeled \overline{LS} , goes high before $\overline{\text{CS}}$ returns high. This transfers the "new" input word to the DAC outputs sequentially. The second \overline{LS} signal, labeled Alternate \overline{LS} , stays low until \overline{CS} returns high. Using this sequence loads the first ranks with each "new" input word but doesn't update the DAC outputs. To then update all DAC outputs simultaneously would require the signals illustrated in Figure 11.




Figure 14. Load and Update Multiple DACs

SELECTING GAIN RANGE AND MODES (44-PIN VERSIONS)

The AD664's mode select feature allows a user to configure the gain ranges and output modes of each of the four DACs. On-board switches take the place of up to eight external relays that would normally be required to accomplish this task. The switches are programmed by the mode select word entered via the data I/O port. The mode select word is eight-bits wide and

occupies the topmost eight bits of the input word. The last four bits of the input word are "don't cares."

Figure 15 shows the format of the MODE SELECT word. The first four bits determine the gain range of the DAC. When set to be a gain of 1, the output of the DAC spans a voltage of 1 times the reference. When set to a gain of 2, the output of the DAC spans a voltage of 2 times the reference.

The next four bits determine the mode of the DAC. When set to UNIPOLAR, the output goes from 0 to REF or 0 to 2 REF. When the BIPOLAR mode is selected, the output goes from -REF/2 to REF/2 or -REF to REF.




Figure 15. Mode Select Word Format

Load and Update Mode of One DAC

In this next example, the object is to load new mode information for one of the DACs into the first rank of latches and then immediately update the second rank. This is done by putting the new mode information (8-bit word length) onto the databus. Then \overline{MS} and \overline{LS} are pulled low. Following that, \overline{CS} is pulled low. This loads the mode information into the first rank of latches. \overline{LS} is then brought high. This action updates the second rank of latches (and, therefore, the DAC outputs). The load cycle ends when \overline{CS} is brought high.

In reality, this load cycle really updates the modes of all the DACs, but the effect is to only change the modes of those DACs whose mode select information has actually changed.




Figure 16a. Load and Update Mode of One DAC

SYMBOL	25°C MIN (ns)	T _{MIN} to T _{MAX} MIN (ns)
t _{MS}	0	0
t _{LS} *	0	0
t _{DS}	0	0
t _{LW}	60	70
t _{CH}	70	80
t _{DH}	0	0
t _{мн}	0	0

*FOR t_{LS} > 0, THE WIDTH OF LS MUST BE INCREASED BY THE SAME AMOUNT THAT t_{LS} IS GREATER THAN 0 ns.

Figure 16b. Load and Update Mode of One DAC Timing

Preloading the Mode Select Register

Mode data can be written into the first rank of the mode select latch without changing the modes currently being used. This feature is useful when a user wants to preload new mode information in anticipation of strobing that in at a future time. Figure 17 illustrates the correct sequence and timing of control signals to accomplish this task.

This allows the user to "preload" the data to a DAC and strobe it into the output latch at some future time. The user could do this by reproducing the sequence of signals illustrated in Figures 17c and 17d.




Figure 17a. Preload Mode Select Register

SYMBOL	25°C MIN (ns)	T _{MIN} to T _{MAX} MIN (ns)
t _{мн}	15	15
t _{MS}	0	0
t _{LS}	0	0
t _{DS}	0	0
t _w	80	100
t _{LH}	15	15
t _{DH}	15	15






Figure 17c. Update Second Rank of Mode Select Latch

SYMBOL	25°C MIN (ns)	T _{MIN} to T _{MAX} MIN (ns)
t _{MS}	0	0
t _{MH}	0	0
tw	80	100

Figure 17d. Update Second Rank of Mode Select Latch Timing

Transparent Operation (44-Pin Versions)

Transparent operation allows data from the inputs of the AD664 to be transferred into the DAC registers without the intervening step of being latched into the first rank of latches. Two modes of transparent operation exist, the "partially transparent" mode and a "fully transparent" mode. In the "partially transparent" mode, one of the DACs is transparent while the remaining three continue to use the data latched into their respective input registers. Both modes require a 12-bit wide input word!

Fully transparent operation can be thought of as a simultaneous load of data from Figure 9a where replacing \overline{LS} with \overline{TR} causes all 4 DACs to be loaded at once.

The Fully transparent mode is achieved by asserting lows on $\overline{QS0}$, $\overline{QS1}$, $\overline{QS2}$, \overline{TR} and \overline{CS} while keeping \overline{LS} high in addition to \overline{MS} and \overline{RB} . Figure 18a illustrates the necessary timing relationships. Fully transparent operation will also work with \overline{TR} tied low (enabled).




Figure 18a. Fully Transparent Mode

25°C MIN (ns)	T _{MIN} to T _{MAX} MIN (ns)
0	0
0	0
0	0
80	90
90	110
0	0
0	0
	MIN (ns) 0 0 80 90 0

INCREASED BY THE SAME AMOUNT THAT t_{TS} IS GREATER THAN 0 ns.

Figure 18b. Fully Transparent Mode Timing

Partially transparent operation can be thought of as preloading the first rank in Figure 10a without requiring the additional \overline{CS} pulse from Figure 11.

The partially transparent mode is achieved by setting \overline{CS} , $\overline{QS0}$, $\overline{QS1}$, $\overline{QS2}$, \overline{LS} , and \overline{TR} low while keeping \overline{RD} and \overline{MS} high. The address of the transparent DAC is asserted on DS0 and DS1. Figure 19a illustrates the necessary timing relationships. Partially transparent operation will also work with \overline{TR} tied low (enabled).




Figure 19a. Partially Transparent

	25°C	T _{MIN} to T _{MAX}
SYMBOL	MIN (ns)	MIN (ns)
t _{DS}	0	0
t _{AS}	0	0
t _{TS}	0	0
tw	90	110
t _{DH}	15	15
t _{AH}	15	15
t _{TH}	15	15

Figure 19b. Partially Transparent Mode Timing

OUTPUT DATA

Two types of outputs may be obtained from the internal data registers of the AD664 chip, mode select and DAC input code data. Readback data may be in the same forms in which it can be entered; 4-, 8-, and 12-bit wide words (12 bits only for 28-pin versions).

DAC Data Readback

DAC input code readback data is obtained by setting the address of the DAC (DS0, DS1) and Quads ($\overline{QS0}$, $\overline{QS1}$, $\overline{QS2}$) on the address pins and bringing the \overline{RD} and \overline{CS} pins low. The timing diagram for a DAC code readback operation appears in Figure 20.




Figure 20a. DAC Input Code Readback

SYMBOL	25°C MIN (ns)	T _{MIN} to T _{MAX} MIN (ns)
t _{AS}	0	0
t _{RS}	0	0
t _{DV}	150	180
t _{DF}	60	75
t _{AH}	0	0
t _{RH}	0	0

Figure 20b. DAC Input Code Readback Timing

Mode Data Readback

Mode data is read back in a similar fashion. By setting \overline{MS} , $\overline{QS0}$, $\overline{QS1}$, \overline{RD} and \overline{CS} low while setting \overline{TR} and \overline{RST} high, the mode select word is presented to the I/O port pins. Figure 21 shows the timing diagram for a readback of the mode select data register.




Figure 21a. Mode Data Readback

SYMBOL	25°C MIN (ns)	T _{MIN} to T _{MAX} MIN (ns)
t _{AS}	0	0
t _{MS}	0	0
t _{DV}	150	180
t _{DF}	60	75
t _{AH}	0	0
t _{MH}	0	0

Figure 21b. DAC Mode Readback Timing

Output Loads

Readback timing is tested with the output loads shown in Figure 22.




Figure 22. Output Loads

Asynchronous Reset Operation

The asynchronous reset signal shown in Figure 23 may be asserted at any time. A minimum pulse width (t_{RW}) of 90 ns is required. The reset feature is designed to return all DAC outputs to 0 volts regardless of the mode or range selected. In the 44-pin versions, the modes are reset to unipolar 10 V span (gain of 1), and the input codes are rewritten to be "0s." Previous DAC code and mode information is erased.




Figure 23a. Asynchronous Reset Operation

SYMBOL	25°C MIN (ns)	T _{MIN} to T _{MAX} MIN (ns)
t _{RW}	80	100

Figure 23b. Asynchronous Reset Operation Timing

In the 28-pin versions of the AD664, the mode remains unchanged, the appropriate input code is rewritten to reset the output voltage to 0 volts. As in the 44-pin versions, the previous input data is erased.

At power-up, an AD664 may be activated in either the read or write modes. While at the device level this will not produce any problems, at the system level it may. Analog Devices recommends the addition of a simple power-on reset scheme to any system where the possibility of an unknown start-up state could be a problem. The simplest version of this scheme is illustrated in Figure 24.




Figure 24. Power-On Reset

It is obvious from inspection that the scheme shown in Figure 24 is only appropriate for systems in which the $\overline{\text{RST}}$ is otherwise not used. Should the user wish to use the $\overline{\text{RST}}$ pin, an additional logic gate may be included to combine the power-on reset with the reset signal.

INTERFACING THE AD664 TO MICROPROCESSORS

The AD664 is easy to interface with a wide variety of popular microprocessors. Common architectures include processors with dedicated 8-bit data and address buses, an 8-bit bus over which data and address are multiplexed, an 8-bit data and 16-bit address partially muxed, and separate 16-bit data and address buses.

AD664 addressing can be accomplished through either memory-mapped or I/O techniques. In memory-mapped schemes, the AD664 appears to the host microprocessor as RAM memory. Standard memory addressing techniques are used to select the AD664. In the I/O schemes, the AD664 is treated as an external I/O device by the host. Dedicated I/O pins are used to address the AD664.

MC6801 Interface

In Figures 25a–25d, we illustrate a few of the various methods that can be used to connect an AD664 to the popular MC6801 microprocessor. In each of these cases, the MC6801 is intended to be configured in its expanded, nonmultiplexed mode of operation. In this mode, the MC6801 can address 256 bytes of external memory over 8-bit data (Port 3) and 8-bit address (Port 4) buses. Eight general-purpose I/O lines (Port 1) are also available. On-board RAM and ROM provide program and data storage space.

In Figure 25a, the three least significant address bits (P40, P41 and P42) are employed to select the appropriate on-chip addresses for the various input registers of the AD664. Three I/O lines (P17, P16 and P15) are used to select various operating features of the the AD664. IOS and E(nable) are combined to produce an appropriate \overline{CS} signal. This addressing scheme leaves the five most significant address bits and five I/O lines free for other tasks in the system.

Figure 25b shows another way to interface an AD664 to the MC6801. Here we've used the six least significant address lines to select AD664 features and registers. This is a purely memory-mapped scheme while the one illustrated in Figure 25a uses some memory-mapping as well as some dedicated I/O pins. In Figure 25b, two address lines and all eight I/O lines remain free for other system tasks.




Figure 25a. Simple AD664 to MC6801 Interface

Expansion of the scheme employed in Figure 25a results in that shown in Figure 25c. Here, two AD664s are connected to an MC6801, providing a total of eight 12-bit, software programmable DACs. Again, the three least significant bits of address are used to select the on-chip registers of the AD664. IOS and E, as well as a fourth address bit, are decoded to provide the appropriate \overline{CS} signals. Four address and five I/O lines remain uncommitted.

A slightly more sophisticated approach to system expansion is illustrated in Figure 25d. Here, a 74LS138 (1-of-8 decoder) is used to address one of the eight AD664s connected to the MC6801. The three least significant address bits are used to select on-chip register and DAC. The next three address bits are used to select the appropriate AD664. IOS and E gate the 74LS138 output.




Figure 25b. Alternate AD664 to MC6801 Interface




Figure 25c. Interfacing Two AD664s to an MC6801

The schemes in Figure 25 illustrate some of the trade-offs which a designer may make when configuring a system. For example, the designer may use I/O lines instead of address bits or vice versa. This decision may be influenced by other I/O tasks or system expansion requirements. He/she can also choose to implement only a subset of the features available. Perhaps the \overline{RST} pin isn't really needed. Tying that input pin to V_{LOGIC} frees up another I/O or address bit. The same consideration applies to mode select. In all of these cases \overline{TR} is shown tied to V_{LOGIC} , because the MC6801 cannot provide the 12-bit-wide input word required for the transparent mode. In situations where transparent operation isn't required, and mode select is also not needed, the designer may consider specifying the DIP version of the device (either the UNI or BIP version).

Each of the schemes illustrated in Figure 25 operates with an MC6801 at clock rates up to and including 1.5 MHz. Similar schemes can be derived for other 8-bit microprocessors and microcontrollers such as the 8051/8086/8088/6502, etc. One such scheme developed for the 8051/AD664 is illustrated in Figure 26.

8051 Interface

Figure 26 shows the AD664 combined with an 8051 μ controller chip. Three LSBs of address provide the quad and DAC select signals. Control signals from Port 1 select various operating modes such as readback, mode select and reset as well as providing the $\overline{\text{LS}}$ signal. Read and write signals from the 8051 are decoded to provide the $\overline{\text{CS}}$ signal.




Figure 25d. Interfacing Eight AD664s to an MC6801

IBM PC* Interface

Figure 27 illustrates a simple interface between an IBM PC and an AD664. The three least significant address bits are used to select the Quad and DAC. The next two address bits are used for $\overline{\text{LS}}$ and $\overline{\text{MS}}$. In this scheme, a 12-bit input word requires two load cycles, an 8-bit word and a 4-bit word. Another write is required to transfer the word or words previously written to the second rank. A 12-bit-wide word again requires at least two read cycles; one for the 8 MSBs and four for the LSBs. The page select signal produces a \overline{CS} strobe for any address from 300H to 31FH.




Figure 26. AD664 to 8051 Interface




Figure 27. AD664 to IBM PC Interface

*IBM PC is a trademark of International Business Machines Corp.

Table III details the memory locations and addresses used by this interface.

HEX	A9	A8	A 7	A6	A5	A4	A3	A2	A1	A0	REGISTER SELECTED
300	1	1	0	0	0	0	0	0	0	0	Illegal Address
301								0	0	1	Mode Select, 1st Rank
302								0	1	0	Illegal Address
303								0	1	1	Mode Select, 1st Rank
304								1	0	0	Illegal Address
305								1	0	1	Mode Select, 1st Rank
306								1	1	0	Illegal Address
307							↓	1	1	1	Mode Select, 1st Rank
308							1	0	0	0	Mode Select, 2nd Rank
309								0	0	1	
30A								0	1	0	
30B								0	1	1	
30C								1	0	0	
30D								1	0	1	
30E								1	1	0	
30F						•	•	1	1	1	▼
310						1	0	0	0	0	DAC A, 4 LSBs, 1st Rank
311								0	0	1	DAC A, 8 MSBs, 1st Rank
312								0	1	0	DAC B, 4 LSBs, 1st Rank
313								0	1	1	DAC B, 8 MSBs, 1st Rank
314								1	0	0	DAC C, 4 LSBs, 1st Rank
315								1	0	1	DAC C, 8 MSBs, 1st Rank
316								1	1	0	DAC D, 4 LSBs, 1st Rank
317							↓	1	1	1	DAC D, 8 MSBs, 1st Rank
318							1	0	0	0	2nd Rank
319								0	0	1	
31A								0	1	0	
31B								0	1	1	
31C								1	0	0	
31D								1	0	1	
31E								1	1	0	
31F	•	▼	↓	•	•	•	↓	1	1	1	▼

Table III. IBM PC Memory Map

Note: Shaded registers are readable.

The following IBM PC Basic routine produces four output voltage ramps from one AD664. Line numbers 10 through 70 define the hardware addresses for the first and second ranks of DAC registers as well as the first and second ranks of the mode select register. Program variables are initialized in line numbers 110 through 130. Line number 170 writes "0s" out to the first rank and, then, the second rank of the mode select register. Line numbers 200 through 320 calculate output voltages. Finally line numbers 410 through 450 update the first, then the second ranks of the DAC input registers. Hardware registers may be read with the "INP" instruction. For example, the contents of the DAC A register may be accessed with the following com mand: Line# A = INP(DACA).

5 10 20 30 40 50 60 70	REMAD664 LISSAJOUS PATTERNS REMASSIGN HARDWARE ADDRESSES DACA = 785 DACB = 787 DACC = 789 DACD = 791 DAC2ND = 792 MODE1 = 769: MODE2 = 776
80	REM
90	REM
100	REMINITIALIZE VARIABLES
110	X = 0: $Y1 = 128$: $Y2 = 64$: $Y3 = 32$
120	CX = 1: CY1 = 1: CY2 = -1: CY3= 1
130	FX = 9: FY1 = 5: FY2 = 13: FY3 = 15
140	REM
150	REM
160	REMINITIALIZE MODES AND GAINS
170	OUT MODE1,0: OUT MODE2,0
180	REM
190	REM
200	REMCALCULATE VARIABLES
210	$X = X + FX^*CX$
220	Y1 = Y1 + FY1*CY1
230	Y2 = Y2 + FY2*CY2
240	Y3 = Y3 + FY3*CY3
250	IF X > 255 THEN X = 255: CX = -1: GOTO 270
260	IF $X < 0$ THEN $X = 0$: $CX = 1$
270	IF Y1 > 255 THEN Y1 = 255: CY1 = -1: GOTO 290
280	IF Y1 < 0 THEN Y1 = 0: CY1 = 1
290	IF Y2 > 255 THEN Y2 = 255: CY2 = -1 GOTO 310
300	IF Y2 < 0 THEN Y2 = 0: CY2 = -1 IF Y3 > 255 THEN Y3 = 255: CY3 = -1: GOTO 400
310 320	IF $Y_3 > 255$ THEN $Y_3 = 255$. $CY_3 = -1$. GOTO 400 IF $Y_3 < 0$ THEN $Y_3 = 0$: $CY_3 = 1$
320	$\frac{11}{15} = 0 \cdot C15 = 1$ REM
340	REM
400	REMSEND DAC DATA
410	OUT DACA,X
420	OUT DACB, YI
430	OUT DACC, Y2
440	OUT DACD, Y3
450	OUT DAC2ND, 0
500	REM
510	REM
520	REMLOOP BACK
530	GOTO 210

Simple AD664 to MC68000 Interface

Figure 28 shows an AD664 connected to an MC68000. In this memory-mapped I/O scheme, the "left-justified" data is written in one 12-bit input word. Four address bits are used to perform the on-chip D/A selection as well as the various operating features. The R/\overline{W} signal controls the \overline{RD} function and system reset controls \overline{RST} .

This scheme can be converted to write "right-justified" data by connecting the data inputs to DATA bits D0 through D11 respectively. Other options include controlling the $\overline{QS0}$, $\overline{QS1}$ and $\overline{QS2}$ pins with \overline{UDS} and \overline{LDS} to provide a way to write 8-bit input and read 8-bit output words.




Figure 28. AD664 to MC68000 Interface




Figure 29. AD664 in "Tester-per-Pin" Architecture

APPLICATIONS OF THE AD664 "Tester-Per-Pin" ATE Architecture

Figure 29 shows the AD664 used in a single channel of a digital test system. In this scheme, the AD664 supplies four individual output voltages. Two are provided to the $V_{\rm HIGH}$ and $V_{\rm LOW}$ inputs of the AD345 pin driver I.C. to set the digital output levels. Two others are routed to the inputs of the AD96687 dual comparator to supply reference levels of the readback features. This approach can be replicated to give as many channels of stimulus/ readback as the tester has pins. The AD664 is a particularly appropriate choice for a large-scale system because the low power requirements (under 500 mW) ease power supply and cooling requirements. Analog ground currents of 600 µA or less make the ground current management task simpler. All DACs can be driven from the same system reference and will track over time and temperature. Finally, the small board area required by the AD664 (and AD345 and AD96687) allows a high functional density.

X-Y Plotters

Figure 30 is a block diagram of the control section of a microprocessor-controlled X-Y pen plotter. In this conceptual exercise, two of the DACs are used for the X-channel drive and two are used for the Y-channel drive. Each provides either the coarse or fine movement control for its respective channel. This approach offers increased resolution over some other approaches.

A designer can take advantage of the reset feature of the AD664 in the following manner. If the system is designed such that the "HOME" position of the pen (or galvanometer, beam, head or similar mechanism) results when the outputs of all of the DACs are at zero, then no system software is required to home the pen. A simple reset signal is sufficient.

Similarly, the transparent feature could be used to the same end. One code can be sent to all DACs at the same time to send the pen to the home position. Of course, this would require some software where the previous example would require only a single reset strobe signal!

Drawing scaling can be achieved by taking advantage of the AD664's software programmable gain settings. If, for example, an "A" size drawing is created with gain settings of 1, then a "C" size drawing can be created by simply resetting all DAC gains to 2 and redrawing the object. Conversely, a "C" size drawing created with gains of 2 can be reduced to "A" size simply by changing the gains to 1 and redrawing. The same principal applies for conversion from "B" size to "D" size or "D" size to "B" size. The multiplying capability of the AD664 provides another scaling option. Changing the reference voltage provides a proportional change in drawing size. Inverting the reference voltage would invert the drawing.

Swapping digital input data from the X channel to the Y channel would rotate the drawing 90 degrees.




Figure 30. X-Y Plotter Block Diagram

Model ¹	Temperature Range	Output Range	Gain Error	Linearity Error	Package Options ²
AD664JN-UNI	0°C to +70°C	0 to +V _{REF}	±7 LSB	±0.75 LSB	N-28
AD664JN-BIP	0°C to +70°C	$-V_{REF}$ to $+V_{REF}$	±7 LSB	±0.75 LSB	N-28
AD664JP	0°C to +70°C	Programmable	±7 LSB	±0.75 LSB	P-44A
AD664KN-UNI	0°C to +70°C	0 to $+V_{REF}$	±5 LSB	±0.5 LSB	N-28
AD664KN-BIP	0°C to +70°C	$-V_{REF}$ to $+V_{REF}$	±5 LSB	±0.5 LSB	N-28
AD664KP	0°C to +70°C	Programmable	±5 LSB	±0.5 LSB	P-44A
AD664AD-UNI	-40°C to +85°C	0 to $+V_{REF}$	±7 LSB	±0.75 LSB	D-28
AD664AD-BIP	-40°C to +85°C	$-V_{REF}$ to $+V_{REF}$	±7 LSB	±0.75 LSB	D-28
AD664AJ	-40°C to +85°C	Programmable	±7 LSB	±0.75 LSB	J-44
AD664BD-UNI	–40°C to +85°C	0 to $+V_{REF}$	±5 LSB	±0.5 LSB	D-28
AD664BD-BIP	-40°C to +85°C	$-V_{REF}$ to $+V_{REF}$	±5 LSB	±0.5 LSB	D-28
AD664BJ	-40°C to +85°C	Programmable	±5 LSB	±0.5 LSB	J-44
AD664BE	–40°C to +85°C	Programmable	±5 LSB	±0.5 LSB	E-44A
AD664SD-UNI	–55°C to +125°C	0 to $+V_{REF}$	±7 LSB	±0.75 LSB	D-28
AD664SD-BIP	–55°C to +125°C	$-V_{REF}$ to $+V_{REF}$	±7 LSB	±0.75 LSB	D-28
AD664TD-UNI	–55°C to +125°C	0 to $+V_{REF}$	±5 LSB	±0.5 LSB	D-28
AD664TD-BIP	–55°C to +125°C	$-V_{REF}$ to $+V_{REF}$	±5 LSB	±0.5 LSB	D-28

ORDERING GUIDE


NOTES

¹For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog Devices Military Products Databook or current AD664/883B data sheet.


²D = Ceramic DIP; E = Leadless Ceramic Chip Carrier; J = Leaded Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier.


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).




D-28






LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH. LEADS ARE SOLDER DIPPED OR TIN-PLATED ALLOY 42 OR COPPER

E-44A 44-Pin LCC Package



J-Leaded Chip Carrier 0 700 (17 78) 0.680 (17 27) 0 662 (18.82) 0 628 (15 95) . 0 250 (6.35) BSC THUR HURDEN NOTE 1 0 662 (16 82) 0.628 (15 95) TOP VIEW 0 012 (0 30) 0 700 (17 78) 0 680 (17 27) XP 0 040 (1.02) REF 1 45 3 PLACES NOTE 1 PIN PACKAGE 17.78) 0 135 (3.43) 0 100 (2 54) 0.032 (0.81) 0 023 (0.58) 0.650 (16.51) 0.610 (15.49)

P-44A 44-Lead Plastic Leaded Chip Carrier (PLCC)



PRINTED IN U.S.A.

	SION DES		OF REVISIONAL SEEN AUTH	ON (NOR) HORIZED FOR THE D	OCUMENT LISTE	1. DATE (YYMMDD) 96-03-08	Form Approved OMB No. 0704-0188
Public reporting sources, gather estimate or any	2. PROCURING ACTIVITY NO.						
Headquarters S Office of Manag PLEASE DO NO ISSUING CONT	ervices, Dire ement and B DT RETURN RACTING 0	ctorate for Information Op udget, Paperwork Reduct YOUR COMPLETED FO PFFICER FOR THE CONT	erations and Reports ion Project (0704-01) RM TO EITHER OF IRACT/ PROCURING	i, 1215 Jefferson Dāvis High 88), Washington, DC 20503 THESE ADDRESSED. REI G ACTIVITY NUMBER LIST	way, Suite 1204, Arlingto FURN COMPLETED FOI ED IN ITEM 2 OF THIS I	ions, searching existing data ts regarding this burden efense, Washingtion n, VA 22202-4502, and to the RM TO THE GOVERNMENT FORM.	3. DODAAC
4. ORIGINATOR b. ADDRESS (Street, City, State, Zip Code) 5. CAGE b. ADDRESS (Street, City, State, Zip Code) 5. CAGE							6. NOR NO. 5962-R074-96
a. TYPED N Last)	AME (Firs	t, Middle Initial,	1507 Wilmin Dayton, OH	•		7. CAGE CODE 67268	8. DOCUMENT NO. 5962-88719
			D D/A CONVER		10. REVISION LE	TTER	11. ECP NO. No registered users
SILICON					a. CURRENT A	b. NEW B	1
12. CONFIG All	URATION	I ITEM (OR SYSTE	M) TO WHICH E	CP APPLIES	A		
13. DESCRI	PTION OF	REVISION					
Sheet 6:	Revisi Revisi Rev st	ons date column; on level block; atus of sheets;	add "96-03-04 add "B". for sheets 1 a	and 6 add "B".		= +2 V" to "V _{IH} = +2	2.4 V" and
14. THIS SE		R GOVERNMENT	USE ONLY				
a. (X one)	x	(1) Existing docum	ent supplement	ed by the NOR may be	e used in manufacti	ure.	
		(2) Revised docum	nent must be rec	eived before manufac	turer may incorpora	ate this change.	
		(3) Custodian of m	aster document	shall make above rev	ision and furnish re	vised document.	
b. ACTIVIT	I Y AUTHO		VE CHANGE FC	R GOVERNMENT	c. TYPED NAME	(First, Middle Initial, Las	t)
		DESC-E	LDS		Michael A. Frye		
d. TITLE Chief. Mic	roelectron	ics Branch		e. SIGNATURE Michael A. Frye			f. DATE SIGNED (YYMMDD) 96-03-08
		MPLISHING REVIS	ION	b. REVISION COMP	PLETED (Signature,)	c. DATE SIGNED
DESC-ELDS Sandra Rooney							(YYMMDD) 96-03-08
DD Form 169		2	· · · · · · · · · · · · · · · · · · ·	Previous editions	are obsolete.	<u> </u>	1

		REVISION (NOR)		1. DATE (YYMMDD) 94-11-08	Form Approved OMB No. 0704-0188				
This revisi Public repor the time for	2. PROCURING ACTIVITY NO.								
data needed, this burden for reducing	Public reporting burden for this collection is estimated to average 2 hours per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Department of Defense, Washingtion Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503. PLEASE DO NOT RETURN YOUR COMPLETED FORM TO EITHER OF THESE ADDRESSED. RETURN COMPLETED FORM TO THE GOVERNMENT ISSUING CONTRACTING OFFICER FOR THE CONTRACT/ PROCURING ACTIVITY NUMBER LISTED IN ITEM 2 OF THIS FORM.								
22202-4302, Washington, RETURN COMPL ACTIVITY NUM	and to the Office of Manag DC 20503. PLEASE DO NOT R LETED FORM TO THE GOVERNMEN HBER LISTED IN ITEM 2 OF TH	TELES SCHEESSUNG RETURN YOUR COMPLETED FORM TO TISSUING CONTRACTING OFFICI IIS FORM.	Reduction Project DEITHER OF THESE ER FOR THE CONTRAC	(0704-0188), ADDRESSED. T/ PROCURING	3. DODAAC				
4. ORIGINATO		b. ADDRESS (Street, City,		5. CAGE CODE 67268	6. NOR NO. 5962-R032-95				
a. TYPED NAM Last)	1E (First, Middle Initial,	Defense Electronics Su 1507 Wilmington Pike Dayton, OH 45444-5270	oply Center	7. CAGE CODE 67268	8. DOCUMENT NO. 5962-88719				
9. TITLE OF	DOCUMENT MICROCIRCUIT, LI	NEAR, 12-BIT, QUAD D/A	10. REVISION LE	TTER	11. ECP NO.				
CONVERTER, M	NONOLITHIC SILICON		a. CURRENT	b. NEW	No registered users				
12. CONFIGUR	ATION ITEM (OR SYSTEM) TO	WHICH ECP APPLIES	Basic	Α					
		ALL							
13. DESCRIPT	ION OF REVISION								
Sheet 1:	Revisions date column; ad Revision level block; add	umn; add "Changes in accorda d "94-11-08".		-RO32-95".					
Sheet 7:	TABLE I; for CS pulse wid from "(figure 4 diagram A Revision level block; add	th test, change the symbol f)" to "(figure 4 diagram A a "A".	rom "t _W " to "t _{CW} ". nd I)".	. In the condition	s column change				
Sheet 8:	TABLE I; for LS setup test select condition, in the s Revision level block; add	t, in the symbol column add symbol column add footnote " "A".	footnote " <u>11</u> /". I <u>11</u> /" and change th	For address setup to ne symbol from "t _{AS} "	est with the mode " to "t _{LS} ".				
Sheet 9:	TABLE I; for \overline{LS} setup test test t _w , change test name Revision level block; add	t with <u>th</u> e mode sele <u>ct</u> condi from "CS hold" to "CS width "A".	tion, in the symbo ".	ol column add footno	ote " <u>11</u> /". For				
Sheet 10:	TABLE I; for footnote $\underline{10}$ /, " $\underline{11}$ / For t _{LS} > 0, the widt Revision level block; add	, dele <u>te</u> "T _A = +25°C", then th of LS must be increased b "A".	add "V _{IH} = 2.4 V, y the same amount	V _{IL} = 0.4 V". Add that t _{LS} is greater	footnote ~ than O ns.".				
Sheet 18:	FIGURE 4. <u>Timing diagram</u> Revision level block; add	- continued.; add Diagram I "A".	(see continuation	n page, sheet 2).					
		Sheet 1 of 2							
14. THIS SEC	TION FOR GOVERNMENT USE ONL		·····	<u></u>					
a. (X one)	X (1) Existing d	locument supplemented by the	NOR may be used i	n manufacture.					
	(2) Revised do	cument must be received befo	ore manufacturer m	ay incorporate this	change.				
	(3) Custodian	of master document shall mak	e above revision	and furnish revised	document.				
b. ACTIVITY /	AUTHORIZED TO APPROVE CHANG	E FOR GOVERNMENT	c. TYPED NAME (F	irst, Middle Initia	al, Last)				
	DESC-ELDS			Michael A. Frye					
d. TITLE		e. SIGNATURE		f. DATE SIGNED (YYMMDD)					
Chief, Mi	croelectronics Branch	Michael A. Fr	уе		1-08				
15a. ACTIVITY	ACCOMPLISHING REVISION	b. REVISION COMPLETED (Sig	nature)	c. DATE SIGNED (YYMMDD)					
	DESC-ELDS	Dan Wonnell			1-08				

DD Form 1695, APR 92

Previous editions are obsolete




Diagram I

						<u> </u>	. <u></u>	R	EVIS	IONS										
LTR		DESCRIPTION										<u> </u>		DATE	(YR~M	O-DA)	<u> </u>	APPI	ROVEI)
	1												9							
REV SHEET																				
REV																				
SHEET	15	16	17	18	19	20	21	22												
REV STAT OF SHEET				RE	v															
OF SHEL				SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A	1				ARED B Wonnel					DI	EFENS	SE EL						FER		
	LITAF	RY			KED BY ra Roo			<u></u>			<u></u>			<u> </u>		454	4 4			
THIS DRAWI		VAILAB			OVED B ael A.							IRCU NVEH)
FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE 93-01-14										r										
AMSC N/	Ą			REVIS	SION L	EVEL				SIZ A	E		E CO 726			59	962-	8871	19	
						SHE	ET	1 (DF	22					.,					
SC FORM 193																			بيان فليد التقامية	


JUL 91

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

1. SCOPE

1.1 <u>Scope</u>. This drawing forms a part of a one part – one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes B, Q, and M) and space application (device classes S and V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 PIN. The PIN shall be as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes M, B, and S RHA marked devices shall meet the MIL-M-38510 specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	<u>Generic number</u>	<u>Circuit function</u>					
01	AD664TD-UNI	D/A converter, 12-bit, unipolar					
02	AD664TD-BIP	D/A converter, 12-bit, bipolar					
03	AD664TE	D/A converter, 12-bit, unipolar/bipolar					

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
M	Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883
B or S	Certification and qualification to MIL-M-38510
Q or V	Certification and qualification to MIL-I-38535
1.2.4 <u>Case outline(s)</u> .	The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	<u>Descriptive</u> designator	Terminals	Package style
x	GDIP1-T28 or CDIP2-T28	28	Dual-in-line
Y	CQCC1-N44	44	Square leadless chip carrier

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-M-38510 for classes M, B, and S or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88719
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 2

1.3 Absolute maximum ratings. 1/ Power dissipation (P_D) - - - - - - - - 1000 mW Lead temperature (soldering, 10 seconds) - - - +300°C 1.4 Recommended operating conditions. Input voltage requirements: 2. APPLICABLE DOCUMENTS 2.1 Government specifications, standards, bulletin, and handbook. Unless otherwise specified, the following specifications, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein. SPECIFICATIONS MILITARY - Microcircuits, General Specification for. MIL-M-38510 MIL-I-38535 - Integrated Circuits, Manufacturing, General Specification for. STANDARDS MILITARY MIL-STD-480 - Configuration Control-Engineering Changes, Deviations and Waivers. MIL-STD-883 - Test Methods and Procedures for Microelectronics. MIL-STD-1835 - Microcircuit Case Outlines. BULLETIN MILITARY MIL-BUL-103 - List of Standardized Military Drawings (SMD's). HANDBOOK MILITARY MIL-HDBK-780 - Standardized Military Drawings. (Copies of the specifications, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.) 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. 5962-88719 SIZE STANDARDIZED MILITARY DRAWING A DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 **REVISION LEVEL** SHEET 3

DESC FORM 193A JUL 91 2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes B and S shall be in accordance with MIL-M-38510 and as specified herein. For device classes B and S, a full electrical characterization table for each device type shall be included in this SMD. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 for device classes M, B, and S and MIL-I-38535 for device classes Q and V and herein.

3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.4 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 2.

3.2.4 Block diagram. The block diagram shall be as specified on figure 3.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full ambient operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes B and S shall be in accordance with MIL-M-38510. Marking for device classes Q and V shall be in accordance with MIL-I-38535.

3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes B and S shall be a "J" or "JAN" as required in MIL-M-38510. The certification mark for device classes Q and V shall be a "QML" as required in MIL-I-38535.

3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.3 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.2 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or device classes B and S in MIL-M-38510 or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-480.

3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device classes M, B, and S</u>. Device classes M, B, and S devices covered by this drawing shall be in microcircuit group number 92 (see MIL-M-38510, appendix E).

3.11 <u>Serialization for device class S</u>. All device class S devices shall be serialized in accordance with MIL-M-38510.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88719
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 4

nonlinearity 1 12	type ALL 01,02 03 01,02 03 01,02 ALL 01,02 03 01,02	Min	Max 12 ±3/4 ±1/2 ±1 ±3/4 ±1/2 ±1/2 ±1	Bits LSB
Relative accuracy RA 1 2,3 12 Differential nonlinearity DNL Major carry errors 2,3 12 12 13 1 14 1	01,02 03 01,02 03 01,02 ALL 01,02 03		±3/4 ±1/2 ±1 ±3/4 ±1/2	
Differential DNL Major carry errors 2,3 12 12 12 12 12 12 12 12	03 01,02 03 01,02 ALL 01,02 03		±1/2 ±1 ±3/4 ±1/2	
Differential DNL Major carry errors 2,3 nonlinearity 1 12	01,02 03 01,02 ALL 01,02 03		±1 ±3/4 ±1/2	-
Differential DNL Major carry errors 2,3 nonlinearity 1 12	03 01,02 ALL 01,02 03		±3/4 ±1/2	-
Differential DNL Major carry errors 2,3 nonlinearity 1 12	01,02 ALL 01,02 03		±1/2	-
Differential DNL Major carry errors 2,3 nonlinearity 1 12	ALL 01,02 03			
nonlinearity 1	01,02		±1	
1	03	 		LSB
	1		±3/4	_
	01,02		±1/2	4
Gain error A _E All bits on 1		 	±1/2	
	01,02		±7	LSB
	03	 	±5	
12	01,02	L	±5	
Gain temperature TCA _E All bits on 1,2,3 coefficient	ALL		±10	ppm/°C
Unipolar offset V _{OS} All bits off 1	01		±2	LSB
error	03		±1	1
12	01		±1	
Unipolar offset TCV _{OS} All bits off 1,2,3 temperature coefficient	01 03		±2	ppm/°C
Bipolar zero error B _{PZE} MSB on, all others off 1	02		±3	LSB
2/	03		±2]
12	02		±2	
Bipolar zero TCPZE MSB on, all others off 1,2,3 temperature coefficient	02 03		±10	ppm/°C
Reference input R _{IN} <u>3</u> / 1 resistance	All	1.3	2.6	kΩ
Reference voltage V _{REF} <u>3</u> / 1 range <u>4</u> /	ALL	V _{EE} +2	V _{cc} -2	v

TABLE I. Electrical performance characteristics.

DESC FORM 193A JUL 91

Test	Symbol	Conditions	Group A		Lir	nits	Unit
		$-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$ unless otherwise specifie	d <u>1</u> / groups	type	Min	Мах	
Voltage output, UNI <u>5</u> /	v _{ou}	3/	1	01 03	0	v _{cc} -	2 V
Voltage output, BPI	v _{oB}		1	02 03	v _{cc} -2	V _{EE} +2	2 V
Output current	чо		1	ALL	5		mA
Current, short circuit	^I sc		1	ALL		40	mA
Power supply current	ILL	V _{CC} = +16.5 V, V _{EE} = -16.5 V V _{IE} = +2 V, V _{IL} = +0.8 V	1	ALL		6	mA
		$v_{CC} = +16.5 V,$ $v_{EE} = -16.5 V$ $v_{EE} = v_{LL},$ $v_{IL} = 0 V$				1	
	^I cc	I _{CC} : All bits on				15	
	IEE	I _{EE} : All bits on				19	
Gain matching error	mA _E		1	01,02		±6	LSB
<u>6</u> /				03		±4	
		· · · · · · · · · · · · · · · · · · ·	12	01,02		±4	
Bipolar zero	mB _{PZE}		1	02		±3	LSB
matching error <u>7</u> /				03		±2	
			12	02		±2	
Offset matching error	™Vos		1	01		±2	LSB
<u>8</u> /				03		±1	_
			12	01		±1	
Digital input high voltage	V _{IH}		1,2,3	ALL	2.0		v
Digital input low voltage	v _{IL}		1,2,3	Αιι		0.8	v
ee footnotes at end of						······	
MILI DEFENSE ELEC:		AWING SUPPLY CENTER	SIZE A				5962-887
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444							

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions		Group A	Device	Lii	nits	Unit
		$-55^{\circ}C \leq T_{A} \leq +1$ unless otherwise spe	25°C cified <u>1</u> /	sub- groups_	type	Min	Max	
Digital inputs high current	I ^{IH}	V = V _{LL} Dāta inpūts		1,2,3	ALL		±10	μа
		$V_{IN} = V_{LL}$: $\overline{CS}/DSO/DS$	S1/RST/				±10	
		$\overline{RD/LS}$ V _{IN} = V _{LL}				±10		-
		MS/TR 9/			1			
	1	V _{IN} = V _{LL}					+10	1
		QSD/QS1/QS2 9/				1		
Digital inputs low	IIL	V _{IN} = DGND: Data inp	outs	1,2,3	ALL		±10	μA
current		$V_{IN} = DGND; \overline{CS}/DSO/DS$	1/RST				±10	
		/RD/LS						
		V _{IN} = DGND					-10	
		MS/TR 9/						
		V _{IN} = DGND					±10	
		QSO/QS1/QS2 9/						
Digital out low voltage	V _{OL}			1,2,3	ALL		+0.4	v
Digital out high voltage	V _{OH}			1,2,3	ALL	+2.4		v
Power supply gain sensitivity	PSGS	11.4 V ≤ V _{CC} ≤ 16.5 V		1	ALL	±5		ppm/%
Sensitivity		-16.5 V ≤ V _{EE} ≤ -11.4	V					
		4.5 V ≤ V _{LL} ≤ 5.5 V		<u> </u>				
CS pulse width	tw	Data input mode (figure 4 diagram A	<u>, 10</u> /	9	ALL	80		
· · · · · · · · · · · · · · · · · · ·			· -	10,11		100		ns
Data setup	t _{DS}			9,10,11		0		
Data hold	t _{DH}			9,10,11		15		i
e footnotes at end of	table.							
STA	NDARDIZE	D	SIZE				59	62-8871
MILIT	ARY DRAW	ING	A					
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444								

DESC FORM 193A JUL 91

Test	Symbol	Conditions	Group A sub-	Device	Lii	mits	Un
		$-55^{\circ}C \leq T_A \leq +125^{\circ}C$ unless otherwise specified <u>1</u> /	sub- groups	type	Min	Max	
Adress setup	t _{AS}	Data input mode <u>10</u> / (figure 4 diagram A)	9,10,11	ΑΙΙ	0		ns
Adress hold	t _{AH}		9,10,11		15		
LS setup	tLS		9,10,11		0		
LS hold	t _{LH}		9,10,11		15		
Data setup	t _{DS}	Data input mode <u>10</u> / (figure 4 diagram B)	9,10,11	ALL	0]
Data hold	^t DH		9,10,11		0		
			9		60]
LS width	t _{LW}		10,11		80		
LS setup	t _{LS}		9,10,11		0		
			9		30		1
CS hold	tсн		10,11]	50]
Address setup	t _{AS}		9,10,11		0		
Address hold	t _{AH}		9,10,11		0		
MS setup	t _{MS}	Mode select <u>10</u> / (figure 4 diagram C)	9,10,11	ALL	0		
Address setup	t _{AS}		9,10,11		0		
Data setup	t _{DS}		9,10,11		0		
			9		60		[
LS width	tLW		10,11		70		

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions	Group A	Device	Lin	its	Uni
		$-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$ unless otherwise specified <u>1</u> /	sub- groups	type	Min	Max	
CS hold	t _{сн}	Mode select <u>10</u> / (figure 4 diagram C)	9	ALL	70		ns
			10,11		80		
Data hold	t _{DH}		9,10,11		0		
MS hold	t _{MH}		9,10,11		ο		
Mode select	t _{MS}	Mode select <u>10</u> / (figure 4 diagram D)	9,10,11	ALL	0		
Ms hold	t _{MH}		9,10,11		15		
LS setup	t _{LS}		9,10,11		0		
Data setup	t _{DS}		9,10,11		0		
			9		80		
CS hold	t _W		10,11		100		
LS hold	t _{LH}		9,10,11		15		
Data hold	t _{DH}		9,10,11		15		
Adress setup	t _{AS}	Readback mode <u>10</u> / (figure diagram E and F)	9,10,11	ALL	0		
Address hold	t _{AH}		9,10,11		0		
RD setup	t _{RS}		9,10,11		0		
RD hold	t _{RH}		9,10,11		0		
footnotes at end of t	able.						
STAN MILITA	DARDIZED RY DRAWING	SIZE			1 !	5962-8	38719
DEFENSE ELECTRO							

DESC FORM 193A JUL 91

Г

Test	Symbol	Conditions	Group A	Device	Lin	nits	Unit
		$-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$ unless otherwise specified <u>1</u> /	sub- groups	type	Min	Max	
MS setup	t _{MS}	Readback mode <u>10</u> / (figure 4 diagram E and F)	9,10,11	All	0		ns
MS hold	t _{MH}	10/	9,10,11		0		
Data access	t _{DV}		9		150]
			10,11		180		
Data release	t _{DF}		9		60		
			10,11		75		
Reset width	t _{RW}	Asynchronous reset <u>10</u> / (figure 4 diagram G)	9	ALL	80		
			10,11		100		
Address setup	t _{AS}	Transparent mode <u>10</u> / (figure 4 diagram H)	9,10,11	03	0		
Quad select setup	t _{QS}		9,10,11		0		
Transparent setup	t _{TS}		9,10,11		0		
Transparent width	t _{TW}		9		80		
		1	10,11		90		
Chip select hold	t _{CH}		9		90		
	Cn		10,11		110]
Data hold	t _{DH}		9,10,11		0		
Quad select setup	t _{os}		9,10,11		0		1
Functional tests	FT	See paragraph 4.4.1 b	7,8				

TABLE I. Electrical performance characteristics - Continue
--

 $1/v_{CC}$ = +15 V, v_{EE} = -15 V, 50 Ω resistor pin 6 to pin 7, AO, A1, A2, A3, \overline{CS} = logic "O", v_{IH} = 2.0 V, v_{IL} = 0.8 V, unipolar configuration.

2/ Bipolar zero error is the difference from the ideal output (O volts) and the actual output voltage with code 100 000 000 000 applied to the inputs.

3/ Parameter is guaranteed by design, not tested.

 $\frac{4}{4}$ A minimum power supply of ±12.0 V is required for a 10 V reference voltage.

 $\frac{5}{2}$ A minimum power supply of ±12.0 V is required for 0 to +10 V and ±10 V operation. A minimum power supply of ± 11.4 V is required for -5 V to +5 V operation.

6/ Gain error matching is the largest difference in gain error between any two DACs in one package.

7/ Bipolar zero matching is the largest difference in bipolar zero error between any two DACs in one package.

 $\frac{8}{2}$ Offset error matching is the largest difference in offset error between any two DACs in one package.

 $\overline{9}$ / Device type 03 only.

 $\frac{10}{10}$ / Timing specifications are relative to CS, V_{CC} = +15 V, V_{EE} = -15 V, V_{REF} = +10 V, T_A = +25°C. Specifications are guaranteed but not tested. Refer to figure 4.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88719
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 10

Device types	01 and 02	03		
Case outlines	X	Y		
Terminal number	Terminal symbol			
1	VREF	RD		
2 3		LS NC		
4	cs	AGND		
5	DSO	V _{cc}		
6	DS1	VEE		
7 8	DGND RST	R _F Ā		
9	DBO(LSB)			
10	DB1	V _{OUT} B R _F B		
11	DB2	V REF		
12	DB3			
13 14	DB4 DB5	V _{OUT} C V _{OUT} D		
15	DB6	R _c D		
16	DB7	RED NE		
17 18	0B8 0B9			
19	0810	DSO		
20	DB11(MSB)	DS1		
21	V _{LL}	DGND		
22	RD	RST		
23	LS	<u>QSO</u>		
24	AGND	QS1		
25 26	Vcc	QS2 TR		
27	V _{EE} V _{OUT} A	MS		
28	V _{OUT} B	DBO(LSB)		
29		DB1		
30 31		DB2 DB3		
32		DB4		
33		DB5		
34 35	 	NC DB6		
36		087		
37		DB8		
38 39		0B9 0B10		
40		DB11		
41		NC		
42				
43 44	 	NC NC		
	<u> </u>			
FIGURE 1.	Terminal conne	ctions.		

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88719
		REVISION LEVEL	SHEET 11

DESC FORM 193A JUL 91


00				(see note 1)			RST
01 10 11	0 0 0	1 1 1 1	1 1 1	Select quad Select quad Select quad Select quad	1 1 1 1	1→0 1→0 1→0 1→0	1 1 1 1
XX	1	1	1	XXX	1	1→0	1
Select D/A	x	1	1	Select quad	о	1->0	1
ХХ	х	x	x	ХХХ	х	X	0
XX 00 01 10 11	1 0 0 0	1 1 1 1	0 0 0 0	000 000 000 000 000 000	1 1 1 1	1→0 1→0 1→0 1→0 1→0	1 1 1 1 1
XX XX XX	0 1 X	0 0	1 1	00x XXX	1 1	1→0 1→0	1
	10 11 xx Select D/A xx XX 00 01 10 11 XX	10 0 11 0 XX 1 Select D/A X XX X XX 1 00 0 01 0 10 0 11 0 XX 1 XX 1 XX 1	10 0 1 11 0 1 XX 1 1 Select D/A X 1 XX X X XX 1 1 00 0 1 01 0 1 00 0 1 10 0 1 11 0 1 XX 0 0 XX 1 0	10 0 1 1 11 0 1 1 xx 1 1 1 xx 1 1 1 Select D/A x 1 1 XX x x x xx 1 1 0 XX x x x xx 1 1 0 00 0 1 0 01 0 1 0 10 0 1 0 xx 0 0 1 xx 0 0 1	10 0 1 1 Select quad 11 0 1 1 1 Select quad xx 1 1 1 1 XXX Select D/A X 1 1 1 XXX Select D/A X 1 1 1 Select quad XX X X X X XXX XX 1 1 0 000 00 0 1 0 000 00 1 0 000 000 01 0 1 0 000 10 0 0 000 0 11 0 1 0 000 01 0 1 0 000 11 0 1 0 000 11 0 1 000x xxx 1 0 1 00x xxx	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

NOTES: 1. For <u>device</u> type 03 only. 2. For MS, TR, LS = 0, a MS 1st write occurs. 3. X = Don't care.


FIGURE 2. <u>Truth table</u>.


STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88719
		REVISION LEVEL	SHEET 12

28-Terminal





DESC FORM 193A JUL 91 44-Terminal






DESC FORM 193A JUL 91 Load and update mode of one DAC





DESC FORM 193A JUL 91



4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein). For device classes B and S, sampling and inspection procedures shall be in accordance with MIL-M-38510 and method 5005 of MIL-STD-883, except as modified herein. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.

4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes B and S, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to qualification and quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

4.2.1 Additional criteria for device classes M, B, and S.

- a. Burn-in test, method 1015 of MIL~STD-883.
 - (1) Test condition A or B. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device classes B and S, the test circuit shall be submitted to the qualifying activity. For device classes M, B, and S, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.
- 4.3 Qualification inspection.

4.3.1 <u>Qualification inspection for device classes B and S</u>. Qualification inspection for device classes B and S shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).

4.3.2 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).

4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Quality conformance inspection for device classes B and S shall be in accordance with MIL-M-38510 and as specified herein. Inspections to be performed for device classes M, B, and S shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5). Technology conformance inspections for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88719
		REVISION LEVEL	SHEET 19

DESC FORM 193A JUL 91

Test requirements		Subgroups (in accordance with MIL-STD-883, method 5005, table I)			Subgroups (in accordance with MIL-I-38535, table III)	
	Device class M	Device class B	Device class S	Device class Q	Device class V	
Interim electrical parameters (see 4.2)	1	1	1	1	1	
Final electrical parameters (see 4.2)	1/ 1,2,3,9, 10,11	<u>1</u> / 1,2,3,9, 10,11	<u>1</u> / 1,2,3,9, 10,11	<u>1</u> / 1,2,3,9, 10,11	1/ 1,2,3,9, 10,11	
Group A test requirements (see 4.4)	1,2,3,7, 8,9,10,11	1,2,3,7, 8,9,10,11	1,2,3,7, 8,9,10,11	1,2,3,7, 8,9,10,11	1,2,3,7, 8,9,10,11	
Group B end-point electrical parameters (see 4.4)			1,2,3,9, 10,11			
Group C end-point electrical parameters (see 4.4)	1	1		1	1,2,3,9, 10,11	
Group D end-point electrical parameters (see 4.4)	1	1	1	1	1	
Group E end-point electrical parameters (see 4.4)						

TABLE II. Electrical test requirements.

1/ PDA applies to subgroup 1.

4.4.1 Group A inspection.

a. Tests shall be as specified in table II herein.

b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes B and S, subgroups 7 and 8 tests shall be sufficient to verify the truth table as approved by the qualifying activity. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).

c. Special subgroup 12 (as referenced in table I) added for grading and selection tests at +25°C.

4.4.2 <u>Group B inspection</u>. The group B inspection end-point electrical parameters shall be as specified in table II herein. For device class S steady-state life tests, the test circuit shall be submitted to the qualifying activity.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88719
		REVISION LEVEL	SHEET 20

4.4.3 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.3.1 <u>Additional criteria for device classes M and B</u>. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A or B. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class B, the test circuit shall be submitted to the qualifying activity. For device classes M and B, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- b. $T_A = +125^{\circ}C$, minimum.

c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.3.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.

4.4.4 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table II herein.

4.4.5 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes B, S, Q, and V shall be M, D, R, and H and for device class M shall be M and D.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes M, B, and S, the devices shall be subjected to radiation hardness assured tests as specified in MIL-M-38510 for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA environment and level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25^{\circ}C \pm 5^{\circ}C$, after exposure, to the subgroups specified in table II herein.

c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-M-38510 for device classes M, B, and S and MIL-I-38535 for device classes Q and V.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.1.2 <u>Substitutability</u>. Device classes B and Q devices will replace device class M devices.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88719
		REVISION LEVEL	SHEET 21

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).

6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-M-38510 and MIL-STD-1331.

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the four major microcircuit requirements documents (MIL-M-38510, MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The four military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all four documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document <u>listing</u>
New MIL-M-38510 Military Detail Specifications (in the SMD format)	5962-XXXXXZZ(B or S)YY	QPL-38510 (Part 1 or 2)	MIL-BUL-103
New MIL-H-38534 Standardized Military Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standardized Military Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standardized Military Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

6.7 <u>Sources of supply</u>.

6.7.1 <u>Sources of supply for device classes B and S</u>. Sources of supply for device classes B and S are listed in QPL-38510.

6.7.2 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.

6.7.3 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88719
		REVISION LEVEL	SHEET 22

STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

DATE: 93-01-14

Approved sources of supply for SMD 5962-88719 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of MIL-BUL-103.

Standardized military drawing PIN	Vendor CAGE number	Vendor similar PIN <u>1</u> /
5962-8871901MXX	51640	AD664TD-UNI/883B
5962-8871902MXX	51640	AD664TD-BIP/883B
5962-8871903MYX	51640	AD664TE/883B

<u>1</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE

51640

Vendor name and address

Analog Devices 804 Woburn Street Wilmington, MA 01887

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.

Package/Price Information

For detailed packaging information, please select the Datasheets button.

Monolithic 12-Bit Quad DAC

Model	Status	Package Description	Pin Count	Temperature Range	Price* (100- 499)
5962- 8871901MXA	PRODUCTION	S/B OR B/B CERAMIC DIP	28	MILITARY	\$342.61
5962- 8871902MXA	PRODUCTION	S/B OR B/B CERAMIC DIP	28	MILITARY	\$342.61
5962- 8871903MYA	PRODUCTION	CER. LEADLESS CHIP CARRIER	44	MILITARY	\$411.07
AD664AD-BIP	PRODUCTION	S/B OR B/B CERAMIC DIP	28	INDUSTRIAL	\$71.81
AD664AD-UNI	PRODUCTION	S/B OR B/B CERAMIC DIP	28	INDUSTRIAL	\$71.81
AD664AJ	PRODUCTION	CER. J-LEAD CHIP CARRIER	44	INDUSTRIAL	\$78.20
AD664BD-BIP	PRODUCTION	S/B OR B/B CERAMIC DIP	28	INDUSTRIAL	\$91.21
AD664BD-UNI	PRODUCTION	S/B OR B/B CERAMIC DIP	28	INDUSTRIAL	\$91.21
AD664BE	PRODUCTION	CER. LEADLESS CHIP CARRIER	44	INDUSTRIAL	\$96.18
AD664BJ	PRODUCTION	CER. J-LEAD CHIP CARRIER	44	INDUSTRIAL	\$96.18
AD664JN-BIP	PRODUCTION	PLASTIC/EPOXY DIP	28	COMMERCIAL	\$52.53
AD664JN-UNI	PRODUCTION	PLASTIC/EPOXY DIP	28	COMMERCIAL	\$52.53
AD664JP	PRODUCTION	PLASTIC LEAD CHIP CARRIER	44	COMMERCIAL	\$60.85
AD664KN-BIP	PRODUCTION	PLASTIC/EPOXY DIP	28	COMMERCIAL	\$71.25
AD664KN-UNI	PRODUCTION	PLASTIC/EPOXY DIP	28	COMMERCIAL	\$71.25
AD664KP	PRODUCTION	PLASTIC LEAD CHIP CARRIER	44	COMMERCIAL	\$82.92
AD664SD-BIP	PRODUCTION	S/B OR B/B CERAMIC DIP	28	MILITARY	\$245.60
AD664SD- BIP/883B	PRODUCTION	S/B OR B/B CERAMIC DIP	28	MILITARY	\$304.47
AD664SD-UNI	PRODUCTION	S/B OR B/B CERAMIC DIP	28	MILITARY	\$245.60
AD664SD- UNI/883B	PRODUCTION	S/B OR B/B CERAMIC DIP	28	MILITARY	\$304.47
AD664TD-BIP	PRODUCTION	S/B OR B/B CERAMIC DIP	28	MILITARY	\$292.35

AD664TD- BIP/883B	PRODUCTION	S/B OR B/B CERAMIC DIP	28	MILITARY	\$342.61
AD664TD-UNI	PRODUCTION	S/B OR B/B CERAMIC DIP	28	MILITARY	\$292.35
AD664TD- UNI/883B	PRODUCTION	S/B OR B/B CERAMIC DIP	28	MILITARY	\$342.61
AD664TE/883B	PRODUCTION	CER. LEADLESS CHIP CARRIER	44	MILITARY	\$411.07
AD664TJ/883B	PRODUCTION	CER. J-LEAD CHIP CARRIER	44	MILITARY	\$411.07

* This price is provided for budgetary purposes as recommended list price in U.S. Dollars per unit the stated volume. Pricing displayed for Evaluation Boards and Kits is based on 1-piece pricing. View Pricing and Availability (currently available to North American customers) for further information.