

Low Power Universal SLIC Family


The UniSLIC14 is a family of Ultra Low Power SLICs. The feature set and common pinouts of the UniSLIC14 family positions it as a universal solution for: Plain Old Telephone Service (POTS), PBX, Central Office, Loop Carrier, Fiber in the Loop, ISDN-TA and NT1+, Pairgain and Wireless Local Loop.

The UniSLIC14 family achieves it's ultra low power operation through: It's automatic single and dual battery operation (based on line length), low power standby state and battery tracking saturation guard to ensure the maximum loop coverage on the lowest battery voltage. This architecture is ideal for power critical applications such as ISDN NT1+, Pairgain and Wireless local loop products.

The UniSLIC14 family has many user programmable features. This family of SLICs delivers a low noise, low component count solution for Central Office and Loop Carrier universal voice grade designs. The product family integrates advanced pulse metering, test and signaling capabilities, and zero crossing ring control.

The UniSLIC14 family is designed in the Harris "Latch" free Bonded Wafer process. This process dielectrically isolates the active circuitry to eliminate any leakage paths as found in our competition's J1 process. This makes the UniSLIC14 family compliant with "hot plug" requirements and operation in harsh outdoor environments.

Block Diagram



Features

- Ultra Low Active Power (OHT) < 60mW
- Low Standby Power < 25mW
- Single/Dual Battery Operation
- Automatic Silent Battery Switching
- Thermal Management/Shutdown
- Battery Tracking Saturation Guard
- Single 5V Supply
- Zero Crossing Ring Control
 - Zero Voltage On/Zero Current Off
- Tip/Ring Disconnect
- Pulse Metering Capability
- 4 Wire Loopback
- Programmable Constant Current Feed
- Programmable Resistive Feed
- Programmable Loop Detect Threshold
- Programmable On-Hook and Off-Hook Overheads
- Programmable Overhead for Pulse Metering
- Programmable Polarity Reversal Time
- Selectable Transmit Gain 0dB/-6dB
- 2 Wire Impedance Set by Single Network
- Loop and Ground Key Detectors
- On-Hook Transmission
- Common Pinout
- HC55121
 - Polarity Reversal
- HC55130
 - -63dB Longitudinal Balance
- HC55140
 - Polarity Reversal
 - Ground Start
 - Line Voltage Measurement
 - 2 Wire Loopback
 - -63dB Longitudinal Balance
- HC55142
 - Polarity Reversal
 - Ground Start
 - Line Voltage Measurement
 - 2.2V_{RMS} Pulse Metering
 - 2 Wire Loopback
- HC55150
 - Polarity Reversal
 - Line Voltage Measurement
 - 2.2V_{RMS} Pulse Metering
 - 2 Wire Loopback

Related Literature

- AN9832, User's Guide for Development Board

4
TELECOM
SLICs

Ordering Information (PLCC Package Only)

PART NUMBER	MAX LOOP CURRENT (mA)	POLARITY REVERSAL	GROUND START	GROUND KEY	LINE VOLTAGE MEASUREMENT †	PULSE METERING	2 TEST RELAY DRIVERS	2 WIRE LOOPBACK †	LONGITUDINAL BALANCE	TEMP RANGE (°C)	PKG. NO.
HC55120CM	30			•					53dB	0 to 70	M28.3 N28.45
HC55121IM	30	•		•		•		•	53dB	-40 to 85	M28.3 N28.45
HC55130IM	45						HC55131IM		63dB	-40 to 85	M28.3 N28.45
HC55140IM	45	•	•	•	•		HC55141IM	•	63dB	-40 to 85	M28.3 N28.45
HC55142IM	45	•	•	•	•	•	HC55143IM	•	53dB	-40 to 85	M28.3 N28.45
HC55150CM	45	•			•	•	HC55151CM	•	55dB	0 to 70	M28.3 N28.45
HC5514XEVAL1	Evaluation board										

† Available by placing SLIC in Test mode.

Device Operating Modes

C3	C2	C1	DESCRIPTION	HC55120	HC55121	HC55130/1	HC55140/1	HC55142/3	HC55150/1
0	0	0	Disconnect Tip and Ring.	•	•	•	•	•	•
0	0	1	Ringing	•	•	•	•	•	•
0	1	0	Forward Active	•	•	•	•	•	•
0	1	1	Test Forward Active 2 Wire Loopback and Line Voltage Measurement		•		•	•	•
1	0	0	Tip Open Ground Start				•	•	
1	0	1	Low Power Standby	•	•	•	•	•	•
1	1	0	Reverse Active		•		•	•	•
1	1	1	Test Reverse Active Line Voltage Measurement				•	•	•

Absolute Maximum Ratings $T_A = 25^{\circ}\text{C}$

Temperature, Humidity
 Storage Temperature Range -65°C to 150°C
 Operating Temperature Range -40°C to 110°C
 Operating Junction Temperature Range -40°C to 150°C
 Power Supply ($-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$)
 Supply Voltage V_{CC} to GND -0.4V to 7V
 Supply Voltage V_{BL} to GND $-V_{BL}$ to 0.4V
 Supply Voltage V_{BH} to GND, Continuous -75V to 0.4V
 Supply Voltage V_{BH} to GND, 10ms -80V to 0.4V
 Relay Driver
 Ring Relay Supply Voltage 0V to 14V
 Ring Relay Current 50mA
 Digital Inputs, Outputs (C1, C2, C3, C4, C5, SHD, GKD_LVM)
 Input Voltage -0.4V to V_{CC}
 Output Voltage (SHD, GKD_LVM Not Active) -0.4V to V_{CC}
 Output Current (SHD, GKD_LVM) 5mA
 ESD Rating 500V
 Gate Count 543 Transistors, 51 Diodes
 Tipx and Ringx Terminals ($-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$)
 Tipx or Ringx Current -100mA to 100mA

Tip and Ring Terminals

Tipx or Ringx, Current, Pulse $< 10\text{ms}$, $T_{REP} > 10\text{s}$ 2A
 Tipx or Ringx, Current, Pulse $< 1\text{ms}$, $T_{REP} > 10\text{s}$ 5A
 Tipx or Ringx, Current, Pulse $< 10\mu\text{s}$, $T_{REP} > 10\text{s}$ 15A
 Tipx or Ringx, Current, Pulse $< 1\mu\text{s}$, $T_{REP} > 10\text{s}$ 20A
 Tipx or Ringx, Pulse $< 250\text{ns}$, $T_{REP} > 10\text{s}$ 20A

Thermal Information

Thermal Resistance θ_{JA}
 28 Lead PLCC Package 53°C/W
 28 Lead SOIC Package $\text{TBD}^{\circ}\text{C/W}$
 32 Lead PLCC Package $\text{TBD}^{\circ}\text{C/W}$
 Continuous Power Dissipation at $+85^{\circ}\text{C}$
 28 Lead PLCC Package 1.5W
 28 Lead SOIC Package TBDW
 32 Lead PLCC Package TBDW
 Peak Power Dissipation at 70°C , $t < 100\text{ms}$, $t_{REP} > 1\text{sec}$
 28 Lead PLCC Package TBDW
 28 Lead SOIC Package TBDW
 32 Lead PLCC Package TBDW
 Lead Temperature (Soldering 10s, PLCC Lead Tips Only) 300°C
 Derate above 70°C
 PLCC $15.4\text{mW}/^{\circ}\text{C}$
 SOIC $\text{TBDW}/^{\circ}\text{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

- θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Typical Operating Conditions

These represent the conditions under which the part was developed and are suggested as guidelines.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Ambient Temperature	HC55120, HC55150/1	0	-	70	$^{\circ}\text{C}$
	HC55121, HC55130/1, HC55140/1, HC55142/3	-40	-	85	$^{\circ}\text{C}$
V_{BH} with Respect to GND		-58	-	-8	V
V_{BL} with Respect to GND		V_{BH}	-	-8	V
V_{CC} with Respect to GND		4.75	-	5.25	V

4
TELECOM SLICs

Electrical Specifications $T_A = -40^{\circ}\text{C}$ to 85°C , $V_{CC} = \pm 5\% \pm 5\%$, $V_{BH} = -48\text{V}$, $V_{BL} = \text{No connect}$, $\text{PTG} = \text{Open}$, $R_{F1} = R_{F2} = 0\Omega$, $Z_T = 120\text{k}\Omega$, $R_{LIM} = 38.3\text{k}\Omega$, $R_D = 58.8\text{k}\Omega$, $\text{RDC_RSG} = 20\text{k}\Omega$, $R_{OH} = 50\text{k}\Omega$, $C_H = 0.47\mu\text{F}$, $C_{DC} = 1.0\mu\text{F}$, $C_{T/REV} = 0.47\mu\text{F}$, $\text{GND} = 0\text{V}$, $R_L = 600\Omega$. Unless Otherwise Specified, (●) symbol used to indicate the test applies to the part. (NA) symbol used to indicate the test does not apply to the part.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS	HC55120	HC55121	HC55130/1	HC55140/1	HC55142/3	HC55150/1
2-WIRE PORT											
Overload Level, Off Hook Forward and Reverse	1% THD, $I_{DCMET} \geq 18\text{mA}$ (Note 2, Figure 1)	3.2	-	-	VPEAK	Forward Only	●	Forward Only	●	●	●
Overload Level, On Hook Forward and Reverse	1% THD, $I_{DCMET} \leq 5\text{mA}$ (Note 3, Figure 1)	1.3	-	-	VPEAK	Forward Only	●	Forward Only	●	●	●
Input Impedance (Into Tip and Ring)		-	$Z_T/200$	-	Ω	●	●	●	●	●	●
Longitudinal Impedance (Tip, Ring Forward and Reverse)	$0 < f < 100\text{Hz}$ (Note 4, Figure 2)	-	0	-	Ω/Wire	Forward Only	●	Forward Only	●	●	●
LONGITUDINAL CURRENT LIMIT (TIP, RING)											
On-Hook, Off-Hook (Active), $R_L = 735\Omega$ Forward and Reverse	No False Detections, (Loop Current), $\text{LB} > 45\text{dB}$ (Note 5, Figure 3A)	28	-	-	$\text{mA}_{\text{RMS}}/\text{Wire}$	Forward Only	●	Forward Only	●	●	●
On-Hook (Low Power Standby), $R_L = \infty$, $R_D = 58.8\text{k}\Omega$	No False Detections (Loop Current) (Note 6, Figure 3B)	-	-	8.5	$\text{mA}_{\text{PEAK}}/\text{Wire}$	●	●	●	●	●	●




FIGURE 1. OVERLOAD LEVEL (OFF HOOK, ON HOOK)




FIGURE 2. LONGITUDINAL IMPEDANCE




FIGURE 3A. LONGITUDINAL CURRENT LIMIT OFF-HOOK (ACTIVE)




FIGURE 3B. LONGITUDINAL CURRENT LIMIT ON-HOOK (STANDBY)

Electrical Specifications $T_A = -40^{\circ}\text{C}$ to 85°C , $V_{CC} = +5\text{V} \pm 5\%$, $V_{BH} = -48\text{V}$, $V_{BL} = \text{No connect}$, $\text{PTG} = \text{Open}$, $R_{F1} = R_{F2} = 0\Omega$, $Z_T = 120\text{k}\Omega$, $R_{LIM} = 38.3\text{k}\Omega$, $R_D = 58.8\text{k}\Omega$, $R_{DC_RSG} = 20\text{k}\Omega$, $R_{OH} = 50\text{k}\Omega$, $C_H = 0.47\mu\text{F}$, $C_{PC} = 1.0\mu\text{F}$, $C_{RT/REV} = 0.47\mu\text{F}$, $\text{GND} = 0\text{V}$, $R_L = 600\Omega$. Unless Otherwise Specified, (*) symbol used to indicate the test applies to the part. (NA) symbol used to indicate the test does not apply to the part. (Continued)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNITS	HC55120		HC55121		HC55130/1		HC55140/1		HC55142/3		HC55150/1		
	MIN	MAX					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN
OFF-HOOK LONGITUDINAL BALANCE																			
Longitudinal to Metallic (Note 7) Forward and Reverse	IEEE 455 - 1985, R_{LR} , $R_{LT} = 368\Omega$ Normal Polarity:		-	-	-	dB	Forward Only	MIN	MIN	Forward Only	MIN	MIN	MIN	MIN	MIN	MIN	MIN	MIN	MIN
	0.2kHz < f < 1.0kHz, 0°C to 70°C		-	-	-	dB	53	NA	NA	Forward Only	NA	NA	NA	NA	NA	NA	NA	NA	55
	1.0kHz < f < 3.4kHz, 0°C to 70°C		-	-	-	dB	53	NA	NA	NA	NA	NA	NA	NA	NA	NA	NA	55	55
	0.2kHz < f < 1.0kHz, -40°C to 85°C		-	-	-	dB	NA	53	63	63	63	63	63	63	63	63	63	53	NA
	1.0kHz < f < 3.4kHz, -40°C to 85°C		-	-	-	dB	NA	53	58	58	58	58	58	58	58	58	58	53	NA
	Reverse Polarity 0.2kHz < f < 3.4kHz, (Figure 4)		-	-	-	dB	NA	53	58	58	58	58	58	58	58	58	58	53	55
Longitudinal to Metallic (Note 7) Forward and Reverse	R_{LR} , $R_{LT} = 300\Omega$, Normal Polarity:		-	-	-	dB	Forward Only	MIN	MIN	Forward Only	MIN	MIN	MIN	MIN	MIN	MIN	MIN	MIN	MIN
	0.2kHz < f < 1.0kHz, 0°C to 70°C		-	-	-	dB	53	NA	NA	Forward Only	NA	NA	NA	NA	NA	NA	NA	NA	55
	1.0kHz < f < 3.4kHz, 0°C to 70°C		-	-	-	dB	53	NA	NA	NA	NA	NA	NA	NA	NA	NA	NA	55	55
	0.2kHz < f < 1.0kHz, -40°C to 85°C		-	-	-	dB	NA	53	63	63	63	63	63	63	63	63	63	53	NA
	1.0kHz < f < 3.4kHz, -40°C to 85°C		-	-	-	dB	NA	53	58	58	58	58	58	58	58	58	58	53	NA
	Reverse Polarity 0.2kHz < f < 3.4kHz, (Figure 4)		-	-	-	dB	NA	53	58	58	58	58	58	58	58	58	58	53	55
Longitudinal to 4-Wire (Note 9) (Forward and Reverse)	Normal Polarity:		-	-	-	dB	Forward Only	MIN	MIN	Forward Only	MIN	MIN	MIN	MIN	MIN	MIN	MIN	MIN	MIN
	0.2kHz < f < 1.0kHz, 0°C to 70°C		-	-	-	dB	53	NA	NA	Forward Only	NA	NA	NA	NA	NA	NA	NA	NA	61
	1.0kHz < f < 3.4kHz, 0°C to 70°C		-	-	-	dB	53	NA	NA	NA	NA	NA	NA	NA	NA	NA	NA	61	61
	0.2kHz < f < 1.0kHz, -40°C to 85°C		-	-	-	dB	NA	53	63	63	63	63	63	63	63	63	63	53	NA
	1.0kHz < f < 3.4kHz, -40°C to 85°C		-	-	-	dB	NA	53	58	58	58	58	58	58	58	58	58	53	NA
	Reverse Polarity 0.2kHz < f < 3.4kHz, (Figure 4)		-	-	-	dB	NA	53	58	58	58	58	58	58	58	58	58	53	61
Metallic to Longitudinal (Note 10) Forward and Reverse	FCC Part 68, Para 68.310 (Note 8)		40	50	-	dB	Forward Only	MIN	MIN	Forward Only	MIN	MIN	MIN	MIN	MIN	MIN	MIN	MIN	MIN
	0.2kHz < f < 3.4kHz, (Figure 5)		40	50	-	dB	Forward Only	•	•	Forward Only	•	•	•	•	•	•	•	•	•
4-Wire to Longitudinal (Note 11) Forward and Reverse	0.2kHz < f < 3.4kHz, (Figure 5)		40	-	-	dB	Forward Only	MIN	MIN	Forward Only	MIN	MIN	MIN	MIN	MIN	MIN	MIN	MIN	MIN
	0.2kHz < f < 3.4kHz, (Figure 5)		40	-	-	dB	Forward Only	•	•	Forward Only	•	•	•	•	•	•	•	•	•

Electrical Specifications $T_A = -40^{\circ}\text{C}$ to 85°C , $V_{CC} = +5\text{V} \pm 5\%$, $V_{BH} = -48\text{V}$, $V_{BL} = \text{No connect}$, $\text{PTG} = \text{Open}$, $R_{F1} = R_{F2} = 0\Omega$, $Z_T = 120\text{k}\Omega$, $R_{L1M} = 38.3\text{k}\Omega$, $R_D = 58.8\text{k}\Omega$, $\text{RDC, RSG} = 20\text{k}\Omega$, $R_{OH} = 50\text{k}\Omega$, $C_H = 0.47\mu\text{F}$, $\text{CDC} = 1.0\mu\text{F}$, $C_{TR}/\text{REV} = 0.47\mu\text{F}$, $\text{GND} = 0\text{V}$, $R_L = 600\Omega$. Unless Otherwise Specified, (•) symbol used to indicate the test applies to the part. (NA) symbol used to indicate the test does not apply to the part. (Continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS	HC55120	HC55121	HC55130/1	HC55140/1	HC55142/3	HC55150/1
2-Wire Return Loss Forward and Reverse		30	35	-	dB	Forward Only	•	•	•	•	•
		23	25	-	dB	Forward Only	•	•	•	•	•
FIGURE 4. LONGITUDINAL TO METALLIC AND LONGITUDINAL TO 4-WIRE BALANCE											
TIP Idle Voltage Forward and Reverse	Active, $I_L < 5\text{mA}$	-	-2.0	-	V	Forward Only	•	•	•	•	•
RING IDLE VOLTAGE (User Programmable)											
RINGX Idle Voltage Forward and Reverse	Active, $I_L < 5\text{mA}$	-	$V_{BH} + 2.5$	-	V	Forward Only	•	•	•	•	•
VTR	Tip open, $I_L < 5\text{mA}$	-	$V_{BH} + 2.5$	-	V	Forward Only	•	•	•	•	•
Forward and Reverse	Active, $I_L < 5\text{mA}$	-	$V_{BH} + 4.5$	-	V	Forward Only	•	•	•	•	•
VTR(ROH) Pulse Metering Forward and Reverse	Active, $I_L \geq 8.5\text{mA}$, $R_{OH} = 50\text{k}\Omega$	-	$V_{BH} + 8.9$	-	V	NA	•	•	NA	•	•
FIGURE 5. METALLIC TO LONGITUDINAL AND 4-WIRE TO LONGITUDINAL BALANCE											
FIGURE 6. TWO-WIRE RETURN LOSS											
FIGURE 7. OVERLOAD LEVEL (4-WIRE TRANSMIT PORT), OUTPUT OFFSET VOLTAGE AND HARMONIC DISTORTION											

Electrical Specifications $T_A = -40^{\circ}\text{C}$ to 85°C , $V_{CC} = +5\text{V} \pm 5\%$, $V_{BH} = -48\text{V}$, $V_{BL} = \text{No connect}$, $\text{PTG} = \text{Open}$, $R_{F1} = R_{F2} = 0\Omega$, $Z_T = 120\text{k}\Omega$, $R_{LIM} = 38.3\text{k}\Omega$, $R_D = 58.8\text{k}\Omega$, $\text{RDC_RSG} = 20\text{k}\Omega$, $R_{OH} = 50\text{k}\Omega$, $C_{H1} = 0.47\mu\text{F}$, $C_{DC} = 1.0\mu\text{F}$, $C_{PT/REV} = 0.47\mu\text{F}$, $\text{GND} = 0\text{V}$, $R_L = 600\Omega$. Unless Otherwise Specified, (*) symbol used to indicate the test applies to the part. (NA) symbol used to indicate the test does not apply to the part. (Continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS	HC55120	HC55121	HC55130/1	HC55140/1	HC55142/3	HC55150/1
4-WIRE TRANSMIT PORT (V_{TX})											
Overload Level, Off Hook ($I_L \geq 18\text{mA}$) Forward and Reverse	($Z_L > 20\text{k}\Omega$, IL 1% THD) (Note 13, Figure 7)	3.2	-	-	V _{PEAK}	Forward Only	•	Forward Only	•	•	•
Overload Level, On Hook ($I_L \leq 5\text{mA}$) Forward and Reverse	($Z_L > 20\text{k}\Omega$, 1% THD) (Note 14, Figure 7)	1.3	-	-	V _{PEAK}	Forward Only	•	Forward Only	•	•	•
Output Offset Voltage Forward and Reverse	$E_G = 0$, $Z_L = \infty$, (Note 15, Figure 7)	-100	-	100	mV	Forward Only	•	Forward Only	•	•	•
Output Impedance (Guaranteed by Design)	$0.2\text{kHz} < f < 03.4\text{kHz}$	-	0.1	1	Ω	•	•	•	•	•	•
4-WIRE RECEIVE PORT (VRX)											
VRX Input Impedance (Guaranteed by Design)	$0.2\text{kHz} < f < 3.4\text{kHz}$	-	500	600	k Ω	•	•	•	•	•	•
FREQUENCY RESPONSE (OFF-HOOK)											
2-Wire to 4-Wire Forward and Reverse	Relative to 0dBm at 1.0kHz, $E_{RX} = 0\text{V}$ $0.3\text{kHz} < f < 3.4\text{kHz}$ $f = 8.0\text{kHz}, 12\text{kHz}, 16\text{kHz}$ (Note 16, Figure 8)	-0.2	-	0.1	dB	Forward Only	•	Forward Only	•	•	•
4-Wire to 2-Wire Forward and Reverse	Relative to 0dBm at 1.0kHz, $E_G = 0\text{V}$ $0.3\text{kHz} < f < 3.4\text{kHz}$ $f = 8.0\text{kHz}, 12\text{kHz}$ $f = 16\text{kHz}$ (Note 17, Figure 8)	-0.2	-	0.1	dB	Forward Only	•	Forward Only	•	•	•
4-Wire to 4-Wire Forward and Reverse	Relative to 0dBm at 1.0kHz, $E_G = 0\text{V}$ $0.3\text{kHz} < f < 3.4\text{kHz}$ (Note 18, Figure 8)	-0.2	-	0.1	dB	Forward Only	•	Forward Only	•	•	•




FIGURE 8. FREQUENCY RESPONSE, INSERTION LOSS, GAIN TRACKING AND HARMONIC DISTORTION




FIGURE 9. IDLE CHANNEL NOISE

Electrical Specifications $T_A = -40^{\circ}\text{C}$ to 85°C , $V_{CC} = +5\text{V} \pm 5\%$, $V_{BH} = -48\text{V}$, $V_{BL} = \text{No connect}$, $\text{PTG} = \text{Open}$, $R_{F1} = R_{F2} = 0\Omega$, $Z_T = 120\text{k}\Omega$, $R_{LIM} = 38.3\text{k}\Omega$, $R_D = 58.8\text{k}\Omega$, $R_{DC} = 20\text{k}\Omega$, $R_{OH} = 50\text{k}\Omega$, $C_H = 0.47\mu\text{F}$, $C_{DC} = 1.0\mu\text{F}$, $C_{PT/REV} = 0.47\mu\text{F}$, $\text{GND} = 0\text{V}$, $R_L = 600\Omega$. Unless Otherwise Specified, (●) symbol used to indicate the test applies to the part. (NA) symbol used to indicate the test does not apply to the part. (Continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS	HC55120	HC55121	HC55130/1	HC55140/1	HC55142/3	HC55150/1
INSERTION LOSS											
2-Wire to 4-Wire Forward and Reverse	0dBm, 1kHz	-0.2	-	0.2	dB						
	PTG = Open (Note 19, Figure 8)								Forward Only		
4-Wire to 2-Wire Forward and Reverse	PTG = GND (Note 20, Figure 8)	-6.22	-6.02	-5.82	dB						
	0dBm, 1kHz (Note 21, Figure 8)	-0.2	-	0.2	dB				Forward Only		
GAIN TRACKING (Ref = -10dBm, at 1.0kHz)											
2-Wire to 4-Wire Forward and Reverse	-40dBm to +3dBm (Note 22, Figure 8)	-0.1	-	0.1	dB						
	-55dBm to -40dBm (Note 22, Figure 8)	-0.2	-	0.2	dB						
4-Wire to 2-Wire Forward and Reverse	-40dBm to +3dBm (Note 23, Figure 8)	-0.1	-	0.1	dB						
	-55dBm to -40dBm (Note 23, Figure 8)	-0.2	-	0.2	dB						
NOISE											
Idle Channel Noise at 2-Wire Forward and Reverse	C-Message Weighting	-	-	12	dBmC						
	Psophometric Weighting (Note 24, Figure 9)	-	-	-78	dBmp						
Idle Channel Noise at 4-Wire Forward and Reverse	C-Message Weighting	-	-	12	dBmC						
	Psophometric Weighting (Note 25, Figure 9)	-	-	-78	dBmp						
HARMONIC DISTORTION											
2-Wire to 4-Wire Forward and Reverse	0dBm, 0.3kHz to 3.4kHz (Note 26, Figure 7)	-	-67	-50	dB						
	0dBm, 0.3kHz to 3.4kHz (Note 27, Figure 8)	-	-67	-50	dB						




FIGURE 10. CONSTANT LOOP CURRENT TOLERANCE




FIGURE 11. TIPX VOLTAGE

Electrical Specifications $T_A = -40^{\circ}\text{C}$ to 85°C , $V_{CC} = +5\text{V} \pm 5\%$, $V_{BH} = -48\text{V}$, $V_{BL} = \text{No connect}$, $\text{PTG} = \text{Open}$, $R_{F1} = R_{F2} = 0\Omega$, $Z_T = 120\text{k}\Omega$, $R_{LIM} = 38.3\text{k}\Omega$, $R_D = 58.8\text{k}\Omega$, $R_{DC_RSG} = 20\text{k}\Omega$, $R_{OH} = 50\text{k}\Omega$, $C_H = 0.47\mu\text{F}$, $C_{PC} = 1.0\mu\text{F}$, $\text{CRT/REV} = 0.47\mu\text{F}$, $\text{GND} = 0\text{V}$, $R_L = 600\Omega$. Unless Otherwise Specified, (•) symbol used to indicate the test applies to the part. (NA) symbol used to indicate the test does not apply to the part. (Continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS	HC55120	HC55121	HC55130/1	HC55140/1	HC55142/3	HC55150/1
BATTERY FEED CHARACTERISTICS											
Constant Loop Current Tolerance	$18\text{mA} \leq I_L \leq 45\text{mA}$, (Note 27, Figure 10)	0.92I _L	I _L	1.08I _L	mA	Forward Only	•	•	•	•	•
I _L = 26.5mA, R _{LIM} = 38.3kΩ Forward and Reverse											
Tip Open State TIPX Leakage Current	S = Closed (Figure 11)	-	-	-100	μA	•	•	•	•	•	•
Tip Open State RINGX Leakage Current	R ₁ = 0Ω, V _{BH} = -48V R ₁ = 2.5kΩ, V _{BH} = -48V (Figure 11)	-	26.8 17.6	-	mA mA	•	•	•	•	•	•
Tip Open State RINGX Voltage	$5\text{mA} < I_{q1} < 26\text{mA}$ (Figure 11)	-	V _{BH} +4.5	-	V	•	•	•	•	•	•
Tip Voltage (Ground Start)	Active State, (S Open) R ₁ = 150Ω (Figure 11)	-5	-4	-	V	NA	NA	NA	•	•	NA
Tip Voltage (Ground Start)	Active State, (S Closed) Tip Lead to -48V Through 7kΩ, Ring Lead to Ground Through 150Ω (Figure 11)	-5	-4	-	V	NA	NA	NA	•	•	NA
Open Circuit State Loop Current	(Active) R _L = 0Ω	-100	0	100	μA	•	•	•	•	•	•
LOOP CURRENT DETECTOR											
Programmable Threshold Forward and Reverse	I _{LTh} = (500/R _D) ≥ 5mA, I _{LTh} = 8.5mA R _D = 58.8kΩ	0.9•I _{LTh}	I _{LTh}	1.1•I _{LTh}	mA	Forward Only	•	•	•	•	•
GROUND KEY DETECTOR											
Ground Key Detector Threshold Tip/Ring Current Difference	Tip Open Active (Note 29, R ₁ = 2.5kΩ, Figure 12)	5	8 20	11	mA mA	•	•	NA	•	•	NA
LINE VOLTAGE MEASUREMENT											
Pulse Width (GSKD_LVM)		-	0.36	-	ms/V	NA	NA	NA	•	•	•
RING TRIP DETECTOR (DT, DR)											
Ring Trip Comparator Current	Source Res = 2MΩ	-	2	-	μA	•	•	•	•	•	•
Input Common-Mode Range	Source Res = 2MΩ	-	-	±200	V	•	•	•	•	•	•

Electrical Specifications $T_A = -40^\circ\text{C}$ to 85°C , $V_{CC} = +5\text{V} \pm 5\%$, $V_{BH} = -48\text{V}$, $V_{BL} = \text{No connect}$, $\text{PTG} = \text{Open}$, $R_{F1} = R_{F2} = 0\Omega$, $Z_T = 120\text{k}\Omega$, $R_{LIM} = 36.3\text{k}\Omega$, $R_D = 58.8\text{k}\Omega$, $R_{SC} = 20\text{k}\Omega$, $R_{OH} = 50\text{k}\Omega$, $C_H = 0.47\mu\text{F}$, $C_{CC} = 1.0\mu\text{F}$, $C_{RT/REV} = 0.47\mu\text{F}$, $GND = 0\text{V}$, $R_L = 60\text{k}\Omega$. Unless Otherwise Specified, (•) symbol used to indicate the test applies to the part. (NA) symbol used to indicate the test does not apply to the part. (Continued)

PARAMETER	TEST CONDITIONS				MIN	TYP	MAX	UNITS	HC55120	HC55121	HC55130/1	HC55140/1	HC55142/3	HC55150/1
	RING RELAY DRIVER													
V_{SAT} at 50mA			0.3	0.5			V							
Off-State Leakage Current			-	10			μA							
TEST RELAY DRIVER (TRLY1, TRLY2)														
V_{SAT} at 50mA			0.3	0.5			V		NA	NA	NA	NA	NA	NA
Off-State Leakage Current			-	10			μA		NA	NA	NA	NA	NA	NA




FIGURE 12. GROUND KEY DETECT

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS	HC55120	HC55121	HC55130/1	HC55140/1	HC55142/3	HC55150/1
Input Low Voltage, V_{IL}		0	-	0.8	V						
Input High Voltage, V_{IH}		2.0	-	V_{CC}	V						
Input Low Current, I_{IL}		-	-	-50	μA						
Input High Current, I_{IH}		-	25	50	μA						
DETECTOR OUTPUTS (SHD, GKD, LVM)											
SHD Output Low Voltage, V_{OL} Forward, Reverse and Low Power Standby		-	-	0.5	V	Forward Only			Forward Only		
SHD Output High Voltage, V_{OH} Forward, Reverse and Low Power Standby		2.7	-	-	V	Forward Only			Forward Only		
GKD [LVM] Output Low Voltage, V_{OL} Forward and Tip Open		-	-	0.5	V	GKD	GKD	NA	GKD	GKD	LVM
GKD [LVM] Output High Voltage, V_{OH} Forward and Tip Open		2.7	-	-	V	*GKD	GKD	NA	GKD	GKD	LVM
Internal Pull-Up Resistor			15	-	k Ω						

Electrical Specifications TA = -40°C to 85°C, VCC = +5V ±5%, VBH = +48V, VBL = No connect, PTG = Open, RF1 = RF2 = 0Ω, ZT = 120kΩ, RLIM = 38.3kΩ, RD = 58.8kΩ, RDC, RSG = 20kΩ, ROH = 50kΩ, CH = 0.47μF, CQC = 1.0μF, CRT/REV = 0.47μF, GND = 0V, RL = 600Ω, Unless Otherwise Specified, (•) symbol used to indicate the test applies to the part. (NA) symbol used to indicate the test does not apply to the part. (Continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS	HC55120	HC55121	HC55130/1	HC55140/1	HC55142/3	HC55150/1
POWER DISSIPATION (VBH = -48V, VBL = -24V)											
Open Circuit State Forward and Reverse	C1, C2, C3 = 0, 0, 0	-	10	-	mW	Forward Only	•	Forward Only	•	•	•
On-Hook, Low Power Standby Forward and Reverse	C1, C2, C3 = 1, 0, 1	-	15	-	mW	Forward Only	•	Forward Only	•	•	•
On-Hook, Active Forward and Reverse	C1, C2, C3 = 0, 1, 0 IL = 0mA, Longitudinal Current = 0mA	-	52	-	mW	Forward Only	•	Forward Only	•	•	•
POWER SUPPLY CURRENTS (VBH = -48V, VBL = -24V)											
VCC Current, ICC, Forward and Reverse	Open Circuit State	-	0.95	-	mA	Forward Only	•	Forward Only	•	•	•
VBH Current, IBH, Forward and Reverse		-	-0.1	-	mA	Forward Only	•	Forward Only	•	•	•
VBL Current, IBL, Forward and Reverse		-	-0.001	-	mA	Forward Only	•	Forward Only	•	•	•
VCC Current, ICC, Forward and Reverse	Low Power Standby State IL = 0mA, Longitudinal Current = 0mA	-	0.95	-	mA	Forward Only	•	Forward Only	•	•	•
VBH Current, IBH, Forward and Reverse		-	-0.1	-	mA	Forward Only	•	Forward Only	•	•	•
VBL Current, IBL, Forward and Reverse		-	-0.001	-	mA	Forward Only	•	Forward Only	•	•	•
VCC Current, ICC, Forward and Reverse	Active State IL = 0mA, Longitudinal Current = 0mA	-	2.7	-	mA	Forward Only	•	Forward Only	•	•	•
VBH Current, IBH, Forward and Reverse		-	-0.8	-	mA	Forward Only	•	Forward Only	•	•	•
VBL Current, IBL, Forward and Reverse		-	-0.001	-	mA	Forward Only	•	Forward Only	•	•	•
POWER SUPPLY REJECTION RATIOS											
VCC to 2 or 4 Wire Port Forward and Reverse	Active State RL = 600Ω 50Hz < f < 3400Hz, VIN = 100mV	-	40	-	dB	Forward Only	•	Forward Only	•	•	•
VBH to 2 or 4 Wire Port Forward and Reverse		-	40	-	dB	Forward Only	•	Forward Only	•	•	•
VBL to 2 or 4 Wire Port Forward and Reverse		-	40	-	dB	Forward Only	•	Forward Only	•	•	•
RFI Rejection	Figure 13, 50kHz ≤ f ≤ 100MHz High	-	TBD	-		•	•	•	•	•	•
TEMPERATURE GUARD											
Junction Threshold Temperature		-	160	-	°C	•	•	•	•	•	•

Notes

- 2. Overload Level (Two-Wire Port, Off Hook)** - The overload level is specified at the 2-wire port (V_{TR}) with the signal source at the 4-wire receive port (E_{RX}). $R_L = 600\Omega$, $I_{DCMET} \geq 18\text{mA}$. Increase the amplitude of E_{RX} until 1% THD is measured at V_{TR} . Reference Figure 1.
- 3. Overload Level (Two-Wire port, On Hook)** - The overload level is specified at the 2-wire port (V_{TR}) with the signal source at the 4-wire receive port (E_{RX}). $R_L = \infty$, $I_{DCMET} = 0\text{mA}$. Increase the amplitude of E_{RX} until 1% THD is measured at V_{TR} . Reference Figure 1.
- 4. Longitudinal Impedance** - The longitudinal impedance is computed using the following equations, where TIP and RING voltages are referenced to ground. L_{ZT} , L_{ZR} , V_T , V_R , A_R and A_T are defined in Figure 2.
 (TIP) $L_{ZT} = V_T/A_T$
 (RING) $L_{ZR} = V_R/A_R$
 where: $E_L = 1V_{RMS}$ (0Hz to 100Hz)
- 5. Longitudinal Current Limit (On/Off-Hook Active)** - Off-Hook longitudinal current limit is determined by increasing the (60Hz) amplitude of E_L (Figure 3A) until the 2-wire longitudinal current is greater than $28\text{mA}_{RMS}/\text{Wire}$. Under this condition, SHD pin remains low (no false detection) and the 2-wire to 4-wire longitudinal balance is verified to be greater than 45dB ($LB_{2-4} = 20\log(V_{TX}/E_L)$).
- 6. Longitudinal Current Limit (On-Hook Standby)** - On-Hook longitudinal current limit is determined by increasing the (60Hz) amplitude of E_L (Figure 3B) until the 2-wire longitudinal current is greater than $8.5\text{mA}_{RMS}/\text{Wire}$. Under this condition, SHD pin remains high (no false detection).
- 7. Longitudinal to Metallic Balance** - The longitudinal to metallic balance is computed using the following equation:
 $BLME = 20 \cdot \log(E_L/V_{TR})$, where: E_L and V_{TR} are defined in Figure 4.
- 8. Metallic to Longitudinal FCC Part 68, Para 68.310** - The metallic to longitudinal balance is defined in this spec.
- 9. Longitudinal to Four-Wire Balance** - The longitudinal to 4-wire balance is computed using the following equation:
 $BLFE = 20 \cdot \log(E_L/V_{TX})$; E_L and V_{TX} are defined in Figure 4.
- 10. Metallic to Longitudinal Balance** - The metallic to longitudinal balance is computed using the following equation:
 $BMLE = 20 \cdot \log(E_{TR}/V_L)$, $E_{RX} = 0$
 where: E_{TR} , V_L and E_{RX} are defined in Figure 5.
- 11. Four-Wire to Longitudinal Balance** - The 4-wire to longitudinal balance is computed using the following equation:
 $BFLE = 20 \cdot \log(E_{RX}/V_L)$, $E_{TR} = \text{source is removed}$.
 where: E_{RX} , V_L and E_{TR} are defined in Figure 5.
- 12. Two-Wire Return Loss** - The 2-wire return loss is computed using the following equation:
 $r = -20 \cdot \log(2V_M/V_S)$
 where: $Z_D = \text{The desired impedance; e.g., the characteristic impedance of the line, nominally } 600\Omega$. (Reference Figure 6).
- 13. Overload Level (4-Wire port Off-Hook)** - The overload level is specified at the 4-wire transmit port (V_{TX}) with the signal source (E_G) at the 2-wire port, $Z_L = 20k\Omega$, $R_L = 600\Omega$ (Reference Figure 7). Increase the amplitude of E_G until 1% THD is measured at V_{TX} . Note the PTG pin is open, and the gain from the 2-wire port to the 4-wire port is equal to 1.
- 14. Overload Level (4-Wire port On-Hook)** - The overload level is specified at the 4-wire transmit port (V_{TX}) with the signal source (E_G) at the 2-wire port, $Z_L = 20k\Omega$, $R_L = \infty$ (Reference Figure 7). Increase the amplitude of E_G until 1% THD is measured at V_{TX} . Note the PTG pin is open, and the gain from the 2-wire port to the 4-wire port is equal to 1.
- 15. Output Offset Voltage** - The output offset voltage is specified with the following conditions: $E_G = 0$, $R_L = 600\Omega$, $Z_L = \infty$ and is measured at V_{TX} . E_G , R_L , V_{TX} and Z_L are defined in Figure 7.
- 16. Two-Wire to Four-Wire Frequency Response** - The 2-wire to 4-wire frequency response is measured with respect to $E_G = 0\text{dBm}$ at 1.0kHz, $E_{RX} = 0\text{V}$ (VRX input floating), $R_L = 600\Omega$. The frequency response is computed using the following equation:
 $F_{2-4} = 20 \cdot \log(V_{TX}/V_{TR})$, vary frequency from 300Hz to 3.4kHz and compare to 1kHz reading.
 V_{TX} , V_{TR} , R_L and E_G are defined in Figure 8.
- 17. Four-Wire to Two-Wire Frequency Response** - The 4-wire to 2-wire frequency response is measured with respect to $E_{RX} = 0\text{dBm}$ at 1.0kHz, E_G source removed from circuit, $R_L = 600\Omega$. The frequency response is computed using the following equation:
 $F_{4-2} = 20 \cdot \log(V_{TR}/E_{RX})$, vary frequency from 300Hz to 3.4kHz and compare to 1kHz reading.
 V_{TR} , R_L and E_{RX} are defined in Figure 8.
- 18. Four-Wire to Four-Wire Frequency Response** - The 4-wire to 4-wire frequency response is measured with respect to $E_{RX} = 0\text{dBm}$ at 1.0kHz, E_G source removed from circuit, $R_L = 600\Omega$. The frequency response is computed using the following equation:
 $F_{4-4} = 20 \cdot \log(V_{TX}/E_{RX})$, vary frequency from 300Hz to 3.4kHz and compare to 1kHz reading.
 V_{TX} , R_L and E_{RX} are defined in Figure 8.
- 19. Two-Wire to Four-Wire Insertion Loss (PTG = Open)** - The 2-wire to 4-wire insertion loss is measured with respect to $E_G = 0\text{dBm}$ at 1.0kHz input signal, $E_{RX} = 0$ (VRX input floating), $R_L = 600\Omega$ and is computed using the following equation:
 $L_{2-4} = 20 \cdot \log(V_{TX}/V_{TR})$
 where: V_{TX} , V_{TR} , R_L and E_G are defined in Figure 8. (Note: The fuse resistors, R_F , impact the insertion loss. The specified insertion loss is for $R_{F1} = R_{F2} = 0$).
- 20. Two-Wire to Four-Wire Insertion Loss (PTG = AGND)** - The 2-wire to 4-wire insertion loss is measured with respect to $E_G = 0\text{dBm}$ at 1.0kHz input signal, $E_{RX} = 0$ (VRX input floating), $R_L = 600\Omega$ and is computed using the following equation:
 $L_{2-4} = 20 \cdot \log(V_{TX}/V_{TR})$
 where: V_{TX} , V_{TR} , R_L and E_G are defined in Figure 8. (Note: The fuse resistors, R_F , impact the insertion loss. The specified insertion loss is for $R_{F1} = R_{F2} = 0$).
- 21. Four-Wire to Two-Wire Insertion Loss** - The 4-wire to 2-wire insertion loss is measured based upon $E_{RX} = 0\text{dBm}$, 1.0kHz input signal, E_G source removed from circuit, $R_L = 600\Omega$ and is computed using the following equation:
 $L_{4-2} = 20 \cdot \log(V_{TR}/E_{RX})$
 where: V_{TR} , R_L and E_{RX} are defined in Figure 8.

- 22. Two-Wire to Four-Wire Gain Tracking** - The 2-wire to 4-wire gain tracking is referenced to measurements taken for $E_G = -10\text{dBm}$, 1.0kHz signal, $E_{RX} = 0$ (VRX output floating), $R_L = 600\Omega$ and is computed using the following equation.
 $G_{2-4} = 20 \cdot \log(V_{TX}/V_{TR})$ vary amplitude -40dBm to +3dBm, or -55dBm to -40dBm and compare to -10dBm reading.
 V_{TX} , R_L and V_{TR} are defined in Figure 8.
- 23. Four-Wire to Two-Wire Gain Tracking** - The 4-wire to 2-wire gain tracking is referenced to measurements taken for $E_{RX} = -10\text{dBm}$, 1.0kHz signal, E_G source removed from circuit, $R_L = 600\Omega$ and is computed using the following equation:
 $G_{4-2} = 20 \cdot \log(V_{TR}/E_{RX})$ vary amplitude -40dBm to +3dBm, or -55dBm to -40dBm and compare to -10dBm reading.
 V_{TR} , R_L and E_{RX} are defined in Figure 8. The level is specified at the 4-wire receive port and referenced to a 600Ω impedance level.
- 24. Two-Wire Idle Channel Noise** - The 2-wire idle channel noise at V_{TR} is specified with the 2-wire port terminated in 600Ω (R_L) and with the 4-wire receive port (VTX) floating (Reference Figure 9).
- 25. Four-Wire Idle Channel Noise** - The 4-wire idle channel noise at V_{TX} is specified with the 2-wire port terminated in 600Ω (R_L).

The noise specification is with respect to a 600Ω impedance level at V_{TX} . The 4-wire receive port (VTX) floating (Reference Figure 9).

- 26. Harmonic Distortion (2-Wire to 4-Wire)** - The harmonic distortion is measured with the following conditions. $E_G = 0\text{dBm}$ at 1kHz, $R_L = 600\Omega$. Measurement taken at V_{TX} . (Reference Figure 7).
- 27. Harmonic Distortion (4-Wire to 2-Wire)** - The harmonic distortion is measured with the following conditions. $E_{RX} = 0\text{dBm}$. Vary frequency between 300Hz and 3.4kHz, $R_L = 600\Omega$. Measurement taken at V_{TR} . (Reference Figure 8).
- 28. Constant Loop Current** - The constant loop current is calculated using the following equation:
 $I_L = 1000/R_{LIM} = V_{TR}/600$ (Reference Figure 10).
- 29. Ground Key Detector** - (TRIGGER) Ground the Ring pin through a 2.5kΩ resistor and verify that $\overline{\text{GKD}}$ goes low. (RESET) Disconnect the Ring pin and verify that $\overline{\text{GKD}}$ goes high. (Hysteresis) Compare difference between trigger and reset.


Circuit Operation and Design Information

The UniSLIC14 family of SLIC's operate as a voltage feed current sense subscriber line interface circuit on the 2-wire side, yet appear as a current feed voltage sense SLIC on the 4-wire side. This architecture allows easy implementation of thermal management on the 2-wire side and easy connection to DSP CODEC's on the 4-wire side. Thus, for long loop applications the SLIC provides a programmed constant voltage to the tip and ring terminals while sensing the tip to ring current.

The following discussion separates the SLIC's operation into it's DC and AC paths, then follows up with additional circuit and design information.

DC Feed Curve

The DC feed curve for the UniSLIC14 family is user programmable. The user has complete control over: The on hook and off hook overhead voltages, resistance of the feed curve, minimum open circuit voltage, the value of the current limit and the saturation guard.



The on hook overhead voltage $V_{OH(on)}$ is independent of the V_{BH} battery voltage. So once set, the on hook voltage remains constant as the V_{BH} battery voltage changes. $V_{OH(on)}$ also remains constant over temperature and line leakages up to ISH-. ISH- is equal to 0.6 times the Switch Hook Detect threshold current I_{SHD} . The on hook overhead

voltage, required for a given signal level, is calculated with Equation 1,

$$V_{OH(on)} = V_{sp(on)} \times \left(1 + \frac{2R_P + 50}{Z_O} \right) \quad (\text{EQ. 1})$$


where $V_{OH(on)}$ = On hook overhead voltage

$V_{sp(on)}$ = Required OHT (Vpeak) on hook voltage

R_P = Protection Resistors (Typically 30Ω)

Z_O = Line impedance for (voice)

Reference Figure 13 for R_P and Z_O



The off hook overhead voltage $V_{OH(off)}$ is also independent of the V_{BH} battery voltage and remains constant over temperature. The required off hook overhead voltage is the sum of the voltage drop across the internal sense resistors, the protection resistors, the speech signal and pulse

metering signal. The off hook overhead voltage is calculated with Equations 2 and 3.

$$V_{OH(off)} = V_{OH(R_{sense})} + V_{OH(sp)} + V_{OH(pm)} \quad (\text{EQ. 2})$$

where $V_{OH(off)}$ = Off hook overhead voltage

$V_{OH(R_{sense})}$ = Required overhead for voltage drop across sense resistors as a result of the DC loop current (reference Figure 13).

$V_{OH(sp)}$ = Required (peak) off hook voltage for speech.

$V_{OH(pm)}$ = Required (peak) off hook voltage for pulse metering.

$$V_{OH(off)} = 50 \times I_{LOOP(max)} + V_{sp(off)} \times \left(1 + \frac{2R_p + 50}{Z_o}\right) + V_{pm(off)} \times \left(1 + \frac{2R_p + 50}{Z_{pm}}\right) \quad (EQ. 3)$$

where $I_{LOOP(max)}$ = Desired loop current limit.

$V_{sp(off)}$ = Required (peak) off hook voltage for speech.

$V_{pm(off)}$ = Required (peak) off hook voltage for pulse metering.

Z_{pm} = Line impedance (pulse metering, typically 200Ω).





FIGURE 13. OVERHEAD VOLTAGE OF THE TIP AND RING AMPLIFIERS

The Overhead voltage is defined at the output of the tip or ring amplifiers. The off hook overhead voltage requirement is the voltage drop across the internal sense resistors at maximum loop current, plus the required voltage for both speech and pulse metering. The two protection resistors (R_p) are considered as part of the load.




For a constant current design, the R_{SAT} resistance of the DC feed curve is equal to the $V_{OH(off)}$ voltage divided by the minimum loop current requirement (Equation 4).

The external saturation guard resistor RDC_RSG can now be calculated and is given in Equation 5.

$$R_{SAT} = \frac{V_{OH(off)}}{I_{LOOP(min)}} \quad (EQ. 4)$$

$$RDC_RGS = 50 \times R_{SAT} \quad (EQ. 5)$$




The minimum $ISH-$ is equal to $V_{OH(on)}$ divided by R_{SAT} as shown in Equation 6.

$ISH-$ is used to find the minimum and maximum Switch Hook Detect thresholds ($ISHD$) for a given design. The minimum $ISHD(min)$ is established by the on hook overhead voltage requirement. The maximum $ISHD(max)$ is established by the minimum open circuit voltage requirement.

$$ISH-min = \frac{V_{OH(on)}}{R_{SAT}} = \frac{V_{SP(on)} \times \left(1 + \frac{2R_p + 50}{Z_o}\right)}{R_{SAT}} \quad (EQ. 6)$$

The minimum Switch Hook Detect threshold current ($ISHD(min)$) is defined by Equation 7.

$$I_{SHD(min)} = 1.7 \times ISH-(min) \quad (EQ. 7)$$



The maximum ISH- is determined by the minimum open circuit voltage requirement (Typical value is -43 volts).

Equation 8 determines the maximum ISH- allowed for a given minimum open circuit voltage.

$$I_{SH-(max)} = \frac{V_{BH} - V_{SAT} - V_{O/C}}{R_{SAT}} \quad (EQ. 8)$$

The maximum Switch Hook Detect Current threshold is defined by Equation 9.

$$I_{SHD(MAX)} = 1.7 \times I_{SH-(max)} \quad (EQ. 9)$$


The above analysis establishes a range for the Switch Hook Detect threshold current to meet the selected requirements. After selecting an I_{SHD} threshold between the $I_{SHD(min)}$ and $I_{SHD(max)}$, the programming resistor is determined by Equation 10.

$$R_D = \frac{500}{I_{SHD}} \quad (EQ. 10)$$

The true value of ISH-, for the selected value of I_{SHD} is given by Equation 11:

$$I_{SH-} = I_{SHD} (0.6) \quad (EQ. 11)$$

Verify that the value of ISH- is above the suspected line leakage of the application. The UniSLIC family will provide a constant on hook voltage level for leakage currents up to this value of line leakage.



The ROH resistor, which is used to set the offhook overhead voltage, is calculated using Equation 12.

I_{OH} is the difference between the $I_{LOOP(min)}$ and I_{SH-} .

$$R_{OH(max)} = \frac{500}{I_{OH}} = \frac{500}{I_{LOOP(min)} - I_{SH-}} \quad (EQ. 12)$$

The current limit is set by a single resistor and is calculated using Equation 13:

$$R_{LIM} = \frac{1000}{I_{LOOP(max)}} \quad (EQ. 13)$$

The maximum loop resistance for the given conditions is calculated by Equation 14.

$$R_{LOOP(max)} = \frac{V_{BH} - V_{SAT}}{I_{LOOP(min)}} - 50 - \frac{V_{SP(off)}}{I_{LOOP(min)}} \times \left(1 + \frac{2R_P + 50}{Z_0} \right) - \frac{V_{PM(off)}}{I_{LOOP(min)}} \times \left(1 + \frac{2R_P + 50}{Z_{PM}} \right) \cdot 2R_P \quad (EQ. 14)$$

SLIC in the Standby Mode

Overall system power is saved by configuring the SLIC in the standby state when not in use. In the standby state the tip and ring amplifiers are disabled and internal resistors are connected between tip to ground and ring to V_{BH} . This connection enables a loop current to flow when the phone goes off hook. The loop current detector then detects this current and the \overline{SHD} pin goes low.

SLIC in the Active Mode

Figure 14 shows a simplified AC transmission model. Circuit analysis yields the following design equations:

Node Equation

$$\frac{V_{RX}}{500K} - \frac{V_A}{1000K} = I_X \quad (EQ. 15)$$

Loop Equation

$$I_X 500k - V_{TX}' = I_X 500k = 0 \quad (EQ. 16)$$

Loop Equation

$$V_{TR} - I_M 2R_P + V_{TX}' = 0 \quad (EQ. 17)$$

where:

V_{RX} = Is the input voltage at the VRX pin.

V_A = Is an internal node voltage that is a function of the loop current detector and the impedance matching networks

I_X = Internal current in the SLIC that is the result between the input receive current and the feedback current.

I_M = Is the AC metallic current.

R_P = Is a fuse resistor.

Z_T = Is used to set the SLIC's 2-wire impedance.

V_{TX}' = Is the tip to ring voltage at the output pins of the SLIC.

V_{TR} = Is the tip to ring voltage including the voltage across the protection resistors.

Z_L = Is the line impedance.




FIGURE 14. SIMPLIFIED AC TRANSMISSION CIRCUIT

(AC) 4-Wire to 2-Wire Gain

The 4-wire to 2-wire gain is equal to V_{TX}/V_{RX} .

From Equations 15, 16 and 17 with $E_G = 0$.

$$A_{4-2} = -2 \frac{Z_L}{Z_O + Z_L} \quad (\text{EQ. 18})$$

(AC) 2-Wire to 4-Wire Gain

The 2-wire to 4-wire gain is equal to V_{TX}/E_G with $V_{RX} = 0$.

$$A_{2-4} = \frac{V_{TX}}{E_G} = \frac{Z_O - 2R_P}{Z_O + Z_L} \quad (\text{EQ. 19})$$

(AC) 4-Wire to 4-Wire Gain

The 4-wire to 4-wire gain is equal to V_{TX}/V_{RX} .

From Equations 15, 16 and 17 with $E_G = 0$.

$$A_{4-4} = \frac{V_{TX}}{V_{RX}} = 2 \left(\frac{Z_L - 2R_P}{Z_L + Z_O} \right) \quad (\text{EQ. 20})$$

(AC) 2-Wire Impedance

The AC 2-wire impedance (Z_{TR}) is the impedance looking into the SLIC, including the fuse resistors. The formula to calculate the proper Z_T for matching the 2-wire impedance is shown in Equation 21.

$$Z_T = 200 \cdot (Z_{TR} - 2R_P) \quad (\text{EQ. 21})$$

Equation 21 can now be used to match the SLIC's impedance to any known line impedance (Z_{TR}).

EXAMPLE:

Calculate Z_T to make $Z_{TR} = 600\Omega$ in series with $2.16\mu\text{F}$. $R_P = 30\Omega$.

$$Z_T = 200 \cdot \left(600 + \frac{1}{j\omega \cdot 2.16 \cdot 10^{-6}} - 2 \cdot 30 \right) \quad (\text{EQ. 22})$$

$Z_T = 114\text{k}\Omega$ in series with $0.0108\mu\text{F}$.

Layout Considerations

Floating the PTG Pin:

The PTG pin is a high impedance pin that is used to reduce the 2-wire to 4-wire gain to 0dB. If 0dB is required, it is necessary to float the PTG pin. The PC board interconnect should be as short as possible to minimize stray capacitance on this pin. Stray capacitance on this pin forms a low pass filter and will cause the 2-wire to 4-wire gain to roll off at the higher frequencies.

If a 2-wire to 4-wire gain of -6dB is required in the design, the PTG pin should be grounded at the pin.

Layout of the 2-Wire Impedance Matching Resistor Z_T :














Proper connection to this pin is to have the external Z_T network as close to the pin as possible.

The Z_T pin is a high impedance pin that is used to set the proper feedback for matching the impedance of the 2-wire side. This will eliminate circuit board capacitance on this pin to maintain the 2-wire return loss across frequency.







SPM Pin:

For optimum performance, the PC board interconnect connected to the SPM pin should be as short as possible.







TABLE 1. DETECTOR STATES

STATE	C3	C2	C1	SLIC OPERATING STATE	ACTIVE DETECTOR	OUTPUT	
						SHD	GKD_LVM
0	0	0	0	Open Circuit State		HIGH	HIGH
1	0	0	1	Ringing State	Ring Trip Detector		HIGH
2	0	1	0	Forward Active State	Loop Current Detector		
					Ground Key Detector		
3	0	1	1	Test Active State Requires previous state to be in the Forward Active state to determine the On hook or Off hook status of the line.	On Hook Loopback Detector	LOW	
					Ground Key Detector		
					On Hook Loop Current Detector	LOW	
					Line Voltage Detector		
4	1	0	0	Tip Open State	Ground Key Detector		
5	1	0	1	Low Power Standby State	Loop Current Detector		
					Ground Key Detector		
6	1	1	0	Reverse Active State	Loop Current Detector		
					Ground Key Detector		
7	1	1	1	Test Reversal Active State Requires previous state to be in the Reverse Active state to determine the On hook or Off hook status of the line.	On Hook Loop Current Detector		HIGH
					On Hook Loop Current Detector	LOW	
					Line Voltage Detector		
8	X	X	X	Thermal Shutdown		LOW	LOW

4
TELECOM
SLICs



Pinouts SOIC Packages



4
TELECOM
SLICS

Pin Descriptions

28 PIN PLCC	32 PIN PLCC	28 PIN SOIC	SYMBOL	DESCRIPTION
1	1	2	PTG	Programmable Transmit Gain - The 2-wire to 4-wire transmission gain is 0dB if this pin is left floating and -6.02dB if tied to ground. The -6.02dB gain option is useful in systems where Pulse Metering is used. See Figure 14.
2	2	3	RRLY	Ring Relay Driver Output - The relay coil may be connected to a maximum of 14 volts.
3	3	4	CH	AC/DC Separation Capacitor - CH is required to properly process the AC current from the DC loop current. Recommended value 0.47 μ F.
4	4	1	ZT	2-Wire Impedance Matching Pin - Impedance matching of the 2-wire side is accomplished by placing an impedance between the Z _T pin and ground. See Equation 21.
5	5	5	RING	Connects via protection resistors (R _P reference Figure 15 - 18) to ring wire of subscriber pair.
6	6	6	GND	Analog and Digital ground.
7	7	7	TIP	Connects via protection resistors (R _P reference Figure 19) to tip wire of subscriber pair.
8	8	8	V _{BH}	High Battery Supply (negative with respect to GND pin 6).
9	9	9	V _{BL}	Low Battery Supply (negative with respect to GND pin 6, magnitude \leq V _{BH}).
10	10	10	RDC_RSG	Resistive Feed/Saturation Guard - Performs the saturation guard function on constant current designs and sets the slope of the resistive feed curve for constant voltage designs.
11	11	14	CRT_REV_LVM	Ring Trip, Soft Polarity Reversal and Line Voltage Measurement - A capacitor when placed between the CRT_REV_LVM pin and ground performs 3 mutually exclusive functions. When the SLIC is configured in the Ringing mode it provides filtering of the ringing signal to prevent false detect. When the SLIC is transitioning between the Forward Active State and Reverse Active State it provides Soft Polarity Reversal and performs charge storage in the Line Voltage Measurement State. Recommended value 0.47 μ F.
12	12	11	CDC	Filter Capacitor- The CDC Capacitor removes the VF signals from the battery feed control loop.
13	13	12	DT	Tip side of Ring Trip Detector - Ring trip detection is accomplished by connecting an external network to a detector in the SLIC with inputs DT and DR. Ring trip occurs when the voltage on DT is more negative than the voltage on DR.
14	14	13	DR	Ring Side of Ring Trip Detector - Ring trip detection is accomplished by connecting an external network to a detector in the SLIC with inputs DT and DR. Ring trip occurs when the voltage on DR is more positive than the voltage on DT.
-	15	-	C5	Activates Test Relay TRLY1.
-	16	-	C4	Activates Test Relay TRLY2.
15	17	16	C3	TTL Compatible Logic Input. The logic states of C1, C2 and C3 determine the operating states of the SLIC. Reference Table 1 for details.
16	18	17	C2	TTL Compatible Logic Input. The logic states of C1, C2 and C3 determine the operating states of the SLIC. Reference Table 1 for details.
17	19	18	C1	TTL Compatible Logic Input. The logic states of C1, C2 and C3 determine the operating states of the SLIC. Reference Table 1 for details.
18	20	19	SHD	Switch Hook Detect - Active during off hook, ground key and loopback. Reference Table 1 for details.
19	21	15	GKD_LVM	Ground Key Detector and Line Voltage Measurement - Reference Table 1 for details.
20	22	20	VCC	5V Supply.

Pin Descriptions (Continued)

28 PIN PLCC	32 PIN PLCC	28 PIN SOIC	SYMBOL	DESCRIPTION
21	23	21	RD	Loop Current Threshold Programming Pin - A resistor between this pin and ground will determine the trigger level for the loop current detect circuit. See Equation 10.
22	24	22	ROH	Off Hook Overload Setting Resistor - Used to set combined overhead for voice and pulse metering signals. See Equation 12.
23	25	23	ILIM	Current Limit Programming Pin - A resistor between this pin and ground will determine the constant current limit of the feed curve. See Equation 13.
24	26	24	RSYNC_REV	Ring Synchronization Input and Reversal Time Setting. A resistor between this pin and GND (pin 6) determines the polarity reversal time. Synchronization of the closing of the relay to connect the ringing signal to the subscriber pair is achieved via the grounding of this pin.
25	27	28	ZSPM	Pulse Metering Signal Impedance Pin - A resistor on the input of this pin will allow programming of the source impedance of the pulse metering signal for maximum signal on the 2-wire loop.
26	28	25	VRX	Receive Input - Ground referenced 4-wire side.
27	29	26	SPM	Pulse Metering Signal Input.
28	30	27	VTX	Transmit Output - Ground referenced 4-wire side.
-	31	-	TRLY1	Test Relay Driver 1.
-	32	-	TRLY2	Test Relay Driver 2.

Basis Application Circuit

Voice Only 28 Pin PLCC Package




FIGURE 15. UniSLIC14 VOICE ONLY BASIC APPLICATION CIRCUIT

TABLE 2. BASIC APPLICATION CIRCUIT COMPONENT LIST

COMPONENT	VALUE	TOLERANCE	RATING
U1 - SLIC	UniSLIC14 Family	N/A	N/A
U2 - Dual Asymmetrical Transient Voltage Suppressor	TISP1072F3	N/A	N/A
RP (Line Feed Resistors)	30Ω	Matched 1%	2.0W
R1 (RDC_RSG Resistor)	13kΩ	1%	1/4W
R2, R3	2 MegΩ	1%	1/4W
R4 (RD Resistor)	43.2kΩ	1%	1/4W
R5 (ROH Resistor)	37.4kΩ	1%	1/4W
R6 (RILIM Resistor)	33.2kΩ	1%	1/4W
R7 (RSYNC_REV Resistor)	34.8kΩ	1%	1/4W
R8 (RZT Resistor)	107kΩ	1%	1/4W
R9, R10, R11	20kΩ	1%	1/4W
R12	400Ω	5%	2W
C1	0.1μF + 1.0μF	20%	10V
C5	0.1μF + 1.0μF	20%	50V
C6	0.1μF + 1.0μF	20%	100V
C2, C4, C7	0.47μF	20%	10V
C3	2.2μF	20%	50V

Design Parameters: Maximum onhook voltage = 0.775V_{RMS}, Maximum Offhook Voice = 3.1V_{peak}, Switch Hook Threshold = 11.6mA, Loop Current Limit = 29.6mA, Synthesize Device Impedance = 600 -60 = 540Ω, with 30Ω protection resistors, impedance across Tip and Ring terminals = 600Ω. Where applicable, these component values apply to the Basic Application Circuits for the HC55120, HC55121, HC55130, HC55140, HC55142 and HC55150. Pins not shown in the Basic Application Circuit are no connect (NC) pins.

Basis Application Circuit

Pulse Metering 28 Pin PLCC Package




FIGURE 16. UniSLIC14 PULSE METERING BASIC APPLICATION CIRCUIT

TABLE 3. BASIC APPLICATION CIRCUIT COMPONENT LIST

COMPONENT	VALUE	TOLERANCE	RATING
U1 - SLIC	UniSLIC14 Family	N/A	N/A
U2 - Dual Asymmetrical Transient Voltage Suppressor	TISP1072F3	N/A	N/A
RP (Line Feed Resistors)	30Ω	Matched 1%	2.0W
R1 (RDC_RSG Resistor)	19.1kΩ	1%	1/4W
R2, R3	2 MegΩ	1%	1/4W
R4 (RD Resistor)	51.1kΩ	1%	1/4W
R5 (ROH Resistor)	34.8kΩ	1%	1/4W
R6 (RILIM Resistor)	33.2kΩ	1%	1/4W
R7 (RSYNC_REV Resistor)	34.8kΩ	1%	1/4W
R8 (RZT Resistor)	107kΩ	1%	1/4W
R9, R10, R11	20kΩ	1%	1/4W
R12	400Ω	5%	2W
R13, R14	10.7kΩ	1%	1/4W
C1	0.1μF + 1.0μF	20%	10V
C5	0.1μF + 1.0μF	20%	50V
C6	0.1μF + 1.0μF	20%	100V
C2, C4, C8	0.47μF	20%	10V
C3	2.2μF	20%	50V
C7	680pF	10%	10V

Design Parameters: Maximum onhook voltage = 0.775V_{RMS}, Maximum offhook voice = 1.1V_{peak}, Maximum simultaneous pulse metering signal = 3.1V_{peak}, Switch Hook Threshold = 9.8mA, Loop Current Limit = 29.6mA, Synthesize Device Impedance = 600-60 = 540Ω, with 30Ω protection resistors, impedance across Tip and Ring terminals = 600Ω. Where applicable, these component values apply to the Basic Application Circuits for the HC55120, HC55121, HC55130, HC55140, HC55142 and HC55150. Pins not shown in the Basic Application Circuit are no connect (NC) pins.

4
TELECOM
SLICs

Basis Application Circuit

Voice Only 28 Pin SOIC Package




FIGURE 17. UniSLIC14 VOICE ONLY BASIC APPLICATION CIRCUIT

TABLE 4. BASIC APPLICATION CIRCUIT COMPONENT LIST

COMPONENT	VALUE	TOLERANCE	RATING
U1 - SLIC	UniSLIC14 Family	N/A	N/A
U2 - Dual Asymmetrical Transient Voltage Suppressor	TISP1072F3	N/A	N/A
RP (Line Feed Resistors)	30Ω	Matched 1%	2.0W
R1 (RDC_RSG Resistor)	13kΩ	1%	1/4W
R2, R3	2 MegΩ	1%	1/4W
R4 (RD Resistor)	43.2kΩ	1%	1/4W
R5 (ROH Resistor)	37.4kΩ	1%	1/4W
R6 (RILIM Resistor)	33.2kΩ	1%	1/4W
R7 (RSYNC_REV Resistor)	34.8kΩ	1%	1/4W
R8 (RZT Resistor)	107kΩ	1%	1/4W
R9, R10, R11	20kΩ	1%	1/4W
R12	400Ω	5%	2W
C1	0.1μF + 1.0μF	20%	10V
C5	0.1μF + 1.0μF	20%	50V
C6	0.1μF + 1.0μF	20%	100V
C2, C4, C7	0.47μF	20%	10V
C3	2.2μF	20%	50V

Design Parameters: Maximum onhook voltage = 0.775V_{RMS}, Maximum offhook voice = 3.1V_{peak}, Switch Hook Threshold = 11.6mA, Loop Current Limit = 29.6mA, Synthesize Device Impedance = 600-60 = 540Ω, with 30Ω protection resistors, impedance across Tip and Ring terminals = 600Ω. Where applicable, these component values apply to the Basic Application Circuits for the HC55120, HC55121, HC55130, HC55140, HC55142 and HC55150. Pins not shown in the Basic Application Circuit are no connect (NC) pins.

Basis Application Circuit

Pulse Metering 28 Pin SOIC Package




FIGURE 18. UniSLIC14 PULSE METERING BASIC APPLICATION CIRCUIT

TABLE 5. BASIC APPLICATION CIRCUIT COMPONENT LIST

COMPONENT	VALUE	TOLERANCE	RATING
U1 - SLIC	UniSLIC14 Family	N/A	N/A
U2 - Dual Asymmetrical Transient Voltage Suppressor	TISP1072F3	N/A	N/A
RP (Line Feed Resistors)	30Ω	Matched 1%	2.0W
R1 (RDC_RSG Resistor)	19.1kΩ	1%	1/4W
R2, R3	2 MegΩ	1%	1/4W
R4 (RD Resistor)	51.1kΩ	1%	1/4W
R5 (ROH Resistor)	34.8kΩ	1%	1/4W
R6 (RILIM Resistor)	33.2kΩ	1%	1/4W
R7 (RSYNC_REV Resistor)	34.8kΩ	1%	1/4W
R8 (RZT Resistor)	107kΩ	1%	1/4W
R9, R10, R11	20kΩ	1%	1/4W
R12	400Ω	5%	2W
R13, R14	10.7kΩ	1%	1/4W
C1	0.1μF + 1.0μF	20%	10V
C5	0.1μF + 1.0μF	20%	50V
C6	0.1μF + 1.0μF	20%	100V
C2, C4, C8	0.47μF	20%	10V
C3	2.2μF	20%	50V
C7	680pF	10%	10V

Design Parameters: Maximum onhook voltage = 0.775V_{RMS}. Maximum offhook voice = 1.1V_{peak}. Maximum simultaneous pulse metering signal = 3.1V_{peak}. Switch Hook Threshold = 9.8mA. Loop Current Limit = 29.6mA. Synthesize Device Impedance = 600-60 = 540Ω, with 30Ω protection resistors. Impedance across Tip and Ring terminals = 600Ω. Where applicable, these component values apply to the Basic Application Circuits for the HC55120, HC55121, HC55130, HC55140, HC55142 and HC55150. Pins not shown in the Basic Application Circuit are no connect (NC) pins.

4
TELECOM
SLICs