



May 2001

# **FQB7P06 / FQI7P06**

#### **60V P-Channel MOSFET**


# **General Description**

These P-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand a high energy pulse in the avalanche and commutation modes. These devices are well suited for low voltage applications such as automotive, DC/DC converters, and high efficiency switching for power management in portable and battery operated products.

#### **Features**

- -7A, -60V,  $R_{DS(on)}$  = 0.41 $\Omega$  @V<sub>GS</sub> = -10 V Low gate charge ( typical 6.3 nC)
- · Low Crss (typical 25 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- 175°C maximum junction temperature rating



# Absolute Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted

| Symbol                            | Parameter   |          | FQB7P06 / FQI7P06 | Units |  |
|-----------------------------------|---|----------|-------------------|-------|--|
| V <sub>DSS</sub>                  | Drain-Source Voltage  |          | -60               | V     |  |
| I <sub>D</sub>                    | Drain Current - Continuous (T <sub>C</sub> = 25°                              | C)       | -7.0              | А     |  |
|                                   | - Continuous (T <sub>C</sub> = 100  | °C)      | -4.95             | Α     |  |
| I <sub>DM</sub>                   | Drain Current - Pulsed  | (Note 1) | -28               | Α     |  |
| V <sub>GSS</sub>                  | Gate-Source Voltage   |          | ± 25              | V     |  |
| E <sub>AS</sub>                   | Single Pulsed Avalanche Energy  | (Note 2) | 90                | mJ    |  |
| I <sub>AR</sub>                   | Avalanche Current   | (Note 1) | -7.0              | Α     |  |
| E <sub>AR</sub>                   | Repetitive Avalanche Energy   | (Note 1) | 4.5               | mJ    |  |
| dv/dt                             | Peak Diode Recovery dv/dt   | (Note 3) | -7.0              | V/ns  |  |
| P <sub>D</sub>                    | Power Dissipation (T <sub>A</sub> = 25°C) *                                   |          | 3.75              | W     |  |
|                                   | Power Dissipation (T <sub>C</sub> = 25°C)                                     |          | 45                | W     |  |
|                                   | - Derate above 25°C   |          | 0.3               | W/°C  |  |
| T <sub>J</sub> , T <sub>STG</sub> | Operating and Storage Temperature Range                                       |          | -55 to +175       | °C    |  |
| T <sub>L</sub>                    | Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds |          | 300               | °C    |  |

## **Thermal Characteristics**

| Symbol          | Parameter                                 | Тур | Max  | Units |  |
|-----------------|---|-----|------|-------|--|
| $R_{\theta JC}$ | Thermal Resistance, Junction-to-Case      |     | 3.35 | °C/W  |  |
| $R_{\theta JA}$ | Thermal Resistance, Junction-to-Ambient * |     | 40   | °C/W  |  |
| $R_{\theta JA}$ | Thermal Resistance, Junction-to-Ambient   |     | 62.5 | °C/W  |  |

<sup>\*</sup> When mounted on the minimum pad size recommended (PCB Mount)

|  | Parameter   | Test Conditions   | Min          | Тур                                  | Max                                    | Units                      |
|--|---|---|--------------|--------------------------------------|--|----------------------------|
| Off Cha  | aracteristics   |   |              |                                      |  |                            |
| BV <sub>DSS</sub>  | Drain-Source Breakdown Voltage  | $V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$  | -60          |                                      |  | V                          |
| $\Delta BV_{DSS}$ / $\Delta T_{J}$   | Breakdown Voltage Temperature<br>Coefficient  | I <sub>D</sub> = -250 μA, Referenced to 25°C  |              | -0.07                                |  | V/°C                       |
| I <sub>DSS</sub>   | Zero Gate Voltage Drain Current   | V <sub>DS</sub> = -60 V, V <sub>GS</sub> = 0 V  |              |                                      | -1                                     | μΑ                         |
|  |   | V <sub>DS</sub> = -48 V, T <sub>C</sub> = 150°C   |              |                                      | -10                                    | μΑ                         |
| I <sub>GSSF</sub>  | Gate-Body Leakage Current, Forward  | V <sub>GS</sub> = -25 V, V <sub>DS</sub> = 0 V  |              |                                      | -100                                   | nA                         |
| I <sub>GSSR</sub>  | Gate-Body Leakage Current, Reverse  | V <sub>GS</sub> = 25 V, V <sub>DS</sub> = 0 V   |              |                                      | 100                                    | nA                         |
| On Cha   | aracteristics   |   |              |                                      |  |                            |
| V <sub>GS(th)</sub>  | Gate Threshold Voltage  | $V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$   | -2.0         |                                      | -4.0                                   | V                          |
| R <sub>DS(on)</sub>  | Static Drain-Source<br>On-Resistance  | V <sub>GS</sub> = -10 V, I <sub>D</sub> = -3.5 A  |              | 0.32                                 | 0.41                                   | Ω                          |
| 9 <sub>FS</sub>  | Forward Transconductance  | $V_{DS} = -30 \text{ V}, I_{D} = -3.5 \text{ A}$ (Note 4)   |              | 4.0                                  |  | S                          |
| C <sub>oss</sub>   | Output Capacitance Reverse Transfer Capacitance   | f = 1.0 MHz   |              | 110<br>25                            | 145<br>32                              | pF<br>pF                   |
| C <sub>rss</sub>   |   | T = 1.0 MHZ   |              | _                                    |  |                            |
| Switch   | ing Characteristics   |   |              |                                      |  |                            |
| O AA LECTI   | mg onaractorictice  |   |              |                                      |  |                            |
| t <sub>d(on)</sub>   | Turn-On Delay Time  | V <sub>22</sub> = -30 V I <sub>2</sub> = -3.5 Δ   |              | 7                                    | 25                                     | ns                         |
|  | T   | $V_{DD} = -30 \text{ V, } I_{D} = -3.5 \text{ A,}$ $R_{D} = 25 \Omega$  |              | 7<br>50                              | 25<br>110                              | ns<br>ns                   |
| t <sub>d(on)</sub>   | Turn-On Delay Time  | $V_{DD} = -30 \text{ V}, I_{D} = -3.5 \text{ A},$ $R_{G} = 25 \Omega$   |              |                                      | _                                      | _                          |
| t <sub>d(on)</sub>   | Turn-On Delay Time Turn-On Rise Time  | 00 . 0  |              | 50                                   | 110                                    | ns                         |
| $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$   | Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time  | $R_G = 25 \ \Omega$ (Note 4, 5)   |              | 50<br>7.5                            | 110<br>25                              | ns<br>ns                   |
| $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$   | Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time   | $R_G = 25 \Omega$   |              | 50<br>7.5<br>25                      | 110<br>25<br>60                        | ns<br>ns<br>ns             |
| $t_{d(on)}$ $t_{r}$ $t_{d(off)}$ $t_{f}$ $Q_{g}$   | Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge   | $R_G = 25 \Omega$ (Note 4, 5) $V_{DS} = -48 \text{ V}, I_D = -7.0 \text{ A},$   | <br><br>     | 50<br>7.5<br>25<br>6.3               | 110<br>25<br>60<br>8.2                 | ns<br>ns<br>ns             |
| $\begin{array}{c} t_{d(on)} \\ t_r \\ t_{d(off)} \\ \end{array}$ $\begin{array}{c} t_f \\ Q_g \\ Q_{gs} \\ Q_{gd} \\ \end{array}$  | Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge  | $R_{G} = 25~\Omega \label{eq:controller}$ $V_{DS} = -48~V,~I_{D} = -7.0~A,$ $V_{GS} = -10~V \label{eq:controller}$ (Note 4, 5)  | <br><br><br> | 50<br>7.5<br>25<br>6.3<br>1.6        | 110<br>25<br>60<br>8.2                 | ns<br>ns<br>ns<br>nC       |
| $\begin{array}{c} t_{d(on)} \\ t_r \\ t_{d(off)} \\ \end{array}$ $\begin{array}{c} t_f \\ Q_g \\ Q_{gs} \\ Q_{gd} \\ \end{array}$  | Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge  | $R_{G} = 25~\Omega \label{eq:RG}$ (Note 4, 5) $V_{DS} = -48~V,~I_{D} = -7.0~A,$ $V_{GS} = -10~V \label{eq:RG}$ (Note 4, 5) $N_{GS} = -10~V \label{eq:RG}$ (Note 4, 5) | <br><br><br> | 50<br>7.5<br>25<br>6.3<br>1.6        | 110<br>25<br>60<br>8.2                 | ns<br>ns<br>ns<br>nC       |
| $\begin{array}{c} t_{d(on)} \\ t_r \\ t_{d(off)} \\ t_f \\ Q_g \\ Q_{gs} \\ Q_{gd} \\ \\ \textbf{Drain-S} \\ I_S \\ \end{array}$   | Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge  | $R_G = 25 \ \Omega$ $V_{DS} = -48 \ V, \ I_D = -7.0 \ A,$ $V_{GS} = -10 \ V$ (Note 4, 5)  And Maximum Ratings ode Forward Current                                     |              | 50<br>7.5<br>25<br>6.3<br>1.6<br>3.1 | 110<br>25<br>60<br>8.2<br>             | ns<br>ns<br>ns<br>nC<br>nC |
| $\begin{array}{c} t_{d(on)} \\ t_r \\ \end{array}$ $\begin{array}{c} t_{d(off)} \\ t_f \\ Q_g \\ Q_{gs} \\ Q_{gd} \\ \end{array}$ $\begin{array}{c} \textbf{Drain-S} \\ I_{SM} \\ \end{array}$ | Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge  Source Diode Characteristics at Maximum Continuous Drain-Source Diode F | $R_{G} = 25 \ \Omega$ $V_{DS} = -48 \ V, \ I_{D} = -7.0 \ A,$ $V_{GS} = -10 \ V$ (Note 4, 5)  And Maximum Ratings and Forward Current  Forward Current                |              | 50<br>7.5<br>25<br>6.3<br>1.6<br>3.1 | 110<br>25<br>60<br>8.2<br><br>         | ns<br>ns<br>nc<br>nC<br>nC |
| $\begin{array}{c} t_{d(on)} \\ t_r \\ t_{d(off)} \\ t_f \\ Q_g \\ Q_{gs} \\ Q_{gd} \\ \\ \textbf{Drain-S} \\ I_S \\ \end{array}$   | Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge  Source Diode Characteristics and Maximum Continuous Drain-Source Diode  | $R_G = 25 \ \Omega$ $V_{DS} = -48 \ V, \ I_D = -7.0 \ A,$ $V_{GS} = -10 \ V$ (Note 4, 5)  And Maximum Ratings ode Forward Current                                     |              | 50<br>7.5<br>25<br>6.3<br>1.6<br>3.1 | 110<br>25<br>60<br>8.2<br><br><br>-7.0 | ns<br>ns<br>ns<br>nC<br>nC |

- **Notes:**1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 2.1mH, I<sub>AS</sub> = -7.0A, V<sub>DD</sub> = -25V, R<sub>G</sub> = 25 Ω, Starting T<sub>J</sub> = 25°C 3. I<sub>SD</sub>  $\leq$  -7.0A, di/dt  $\leq$  300A/μs, V<sub>DD</sub>  $\leq$  BV<sub>DSS</sub>, Starting T<sub>J</sub> = 25°C 4. Pulse Test : Pulse width  $\leq$  300μs, Duty cycle  $\leq$  2% 5. Essentially independent of operating temperature

# **Typical Characteristics**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs.

Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics

©2001 Fairchild Semiconductor Corporation Rev. A2. May 2001









Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve

©2001 Fairchild Semiconductor Corporation Rev. A2. May 2001


## **Gate Charge Test Circuit & Waveform**




#### **Resistive Switching Test Circuit & Waveforms**




# **Unclamped Inductive Switching Test Circuit & Waveforms**




## Peak Diode Recovery dv/dt Test Circuit & Waveforms







**Body Diode Reverse Current** 



©2001 Fairchild Semiconductor Corporation Rev. A2. May 2001





#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| $ACEx^{TM}$          | FAST <sup>®</sup>   | OPTOPLANAR™              | SuperSOT™-3           |
|----------------------|---------------------|--------------------------|-----------------------|
| Bottomless™          | FASTr™              | PACMAN™                  | SuperSOT™-6           |
| CoolFET™             | FRFET™              | $POP^{\mathsf{TM}}$      | SuperSOT™-8           |
| CROSSVOLT™           | GlobalOptoisolator™ | PowerTrench <sup>®</sup> | SyncFET™              |
| DenseTrench™         | GTO™                | QFET™                    | TinyLogic™            |
| DOME™                | HiSeC™              | QS <sup>TM</sup>         | UHC™                  |
| EcoSPARK™            | ISOPLANAR™          | QT Optoelectronics™      | UltraFET <sup>®</sup> |
| E <sup>2</sup> CMOS™ | LittleFET™          | Quiet Series™            | VCX <sup>TM</sup>     |
| EnSigna™             | MicroFET™           | SLIENT SWITCHER®         |                       |
| FACT™                | MICROWIRE™          | SMART START™             |                       |

FACT Quiet Series™ OPTOLOGIC™ Stealth™

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:


- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

| Datasheet Identification | Product Status            | Definition  |
|--------------------------|---------------------------|---|
| Advance Information      | Formative or In<br>Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.  |
| Preliminary              | First Production          | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production           | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.   |
| Obsolete                 | Not In Production         | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.   |

©2001 Fairchild Semiconductor Corporation Rev. H2



| FQB7P06TM | Full Production | \$0.474 | TO-263(D2PAK) | 2 | TAPE REEL |
|-----------|-----------------|---------|---------------|---|-----------|
|           |                 |         |               |   |           |

<sup>\* 1,000</sup> piece Budgetary Pricing

back to top

<u>Home</u> | <u>Find products</u> | <u>Technical information</u> | <u>Buy products</u> | <u>Support</u> | <u>Company</u> | <u>Contact us</u> | <u>Site index</u> | <u>Privacy policy</u>

© Copyright 2002 Fairchild Semiconductor