



**MOTOROLA**


# Octal Buffer/Line Driver With 3-State Outputs (Non-Inverting)

ELECTRICALLY TESTED PER:  
MIL-M-38510/32402

The 54LS241 is an Octal Buffer and Line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter/receiver which will provide improved PC board density.

- Hysteresis at Inputs to Improve Noise Margins
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Input Clamp Diodes Limit High-Speed Termination Effects

### LOGIC DIAGRAM



### TRUTH TABLE

Inputs		Output
$\bar{G}1$	D	
L	L	L
L	H	H
H	X	(Z)

### TRUTH TABLE

Inputs		Output
G2	D	
H	L	L
H	H	H
L	X	(Z)

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial  
Z = HIGH Impedance

## Military 54LS241



### AVAILABLE AS:

- 1) JAN: JM38510/32402BXA
- 2) SMD: N/A
- 3) 883: 54LS241/BXAJC

X = CASE OUTLINE AS FOLLOWS:  
PACKAGE: CERDIP: R  
CERFLAT: S  
LCC: 2

THE LETTER "M" APPEARS  
BEFORE THE / ON LCC.

### PIN ASSIGNMENTS

FUNCT.	DIL 732-03	FLATS 737-02	LCC 756A-02	BURN-IN (COND. A)
$\bar{G}1$	1	1	1	GND
1A1	2	2	2	VCC
2Y4	3	3	3	VCC
1A2	4	4	4	VCC
2Y3	5	5	5	VCC
1A3	6	6	6	VCC
2Y2	7	7	7	VCC
1A4	8	8	8	VCC
2Y1	9	9	9	VCC
GND	10	10	10	GND
2A1	11	11	11	VCC
1Y4	12	12	12	VCC
2A2	13	13	13	VCC
1Y3	14	14	14	VCC
2A3	15	15	15	VCC
1Y2	16	16	16	VCC
2A4	17	17	17	VCC
1Y1	18	18	18	VCC
G2	19	19	19	VCC
VCC	20	20	20	VCC

### BURN-IN CONDITIONS:

VCC = 5.0 V MIN/6.0 V MAX



## 54LS241

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V <sub>OHH</sub>	Logical "1" Output Voltage	2.4		2.4		2.4		V	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = - 3.0 mA, V <sub>IN</sub> = 2.0 V (other inputs are open), $\bar{G}1/G2 = 0.7$ V/2.0 V or open per truth table.
V <sub>OHL</sub>	Logical "1" Output Voltage	2.0		2.0		2.0		V	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = - 12 mA, V <sub>IN</sub> = 2.0 V (other inputs are open), $\bar{G}1/G2 = 0.5$ V/2.0 V or open per truth table.
V <sub>OL1</sub>	Logical "0" Output Voltage		0.4		0.4		0.4	V	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 12 mA, V <sub>IN</sub> = 0.7 V (other inputs are open), $\bar{G}1/G2 = 0.7$ V/2.0 V or open per truth table.
V <sub>OL2</sub>	Logical "0" Output Voltage		0.45		0.45		0.45	V	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 18 mA, V <sub>IN</sub> = 0.7 V (other inputs are open), $\bar{G}1/G2 = 0.7$ V/2.0 V or open per truth table.
V <sub>IC</sub>	Input Clamping Voltage		-1.5					V	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = - 18 mA, all other inputs are open.
I <sub>IH</sub>	Logical "1" Input Current		20		20		20	μA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 2.7 V, other inputs are open.
I <sub>IHH</sub>	Logical "1" Input Current		100		100		100	μA	V <sub>CC</sub> = 5.5 V, V <sub>IHH</sub> = 5.5 V, other inputs are open.
I <sub>IL</sub>	Logical "0" Input Current	- 5.0	- 200	- 5.0	- 200	- 5.0	- 200	μA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V, other inputs are open.
I <sub>OS</sub>	Output Short Circuit Current	- 40	- 225	- 40	- 225	- 40	- 225	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V (other inputs are open), V <sub>OUT</sub> = GND, $\bar{G}1/G2 = GND/5.5$ V or open per truth table.
I <sub>IOZH</sub>	Output Off Current High		20		20		20	μA	V <sub>CC</sub> = 5.5 V, all inputs are open, V <sub>OUT</sub> = 2.7 V, $\bar{G}1/G2 = 2.0$ V/0.7 V or open per truth table.
I <sub>IOZL</sub>	Output Off Current Low		- 20		- 20		- 20	μA	V <sub>CC</sub> = 5.5 V, all inputs are open, V <sub>OUT</sub> = 0.4 V, $\bar{G}1/G2 = 2.0$ V/0.7 V or open per truth table.
I <sub>CCH</sub>	Power Supply Current		27		27		27	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V (all inputs), $\bar{G}1 = GND, G2 = 5.5$ V.
I <sub>CCL</sub>	Power Supply Current		46		46		46	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = GND (all inputs), $\bar{G}1/G2 = 5.5$ V.
I <sub>CCZ</sub>	Power Supply Current Off		54		54		54	mA	V <sub>CC</sub> = 5.5 V, all inputs are open, $\bar{G}1/G2 = GND$ .
V <sub>IH</sub>	Logical "1" Input Voltage	2.0		2.0		2.0		V	V <sub>CC</sub> = 4.5 V.
V <sub>IL</sub>	Logical "0" Input Voltage		0.7		0.7		0.7	V	V <sub>CC</sub> = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V <sub>CC</sub> = 5.0 V, V <sub>INL</sub> = 0.4 V, and V <sub>INH</sub> = 2.4 V.

## 54LS241

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t <sub>PHL1</sub> t <sub>PHL1</sub>	Propagation Delay /Data-Output Output High-Low	2.0 —	18 18	2.0 —	23 23	2.0 —	23 23	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 110 Ω. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 45 pF, R <sub>L</sub> = 667 Ω.
t <sub>PLH1</sub> t <sub>PLH1</sub>	Propagation Delay /Data-Output Output Low-High	2.0 —	18 18	2.0 —	23 23	2.0 —	23 23	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 110 Ω. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 45 pF, R <sub>L</sub> = 667 Ω.
t <sub>PLZ1</sub> t <sub>PLZ1</sub>	Propagation Delay /Data-Output Output Low-High	2.0 —	30 25	2.0 —	39 34	2.0 —	39 34	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 110 Ω. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 45 pF, R <sub>L</sub> = 667 Ω.
t <sub>PHZ1</sub> t <sub>PHZ1</sub>	Propagation Delay /Data-Output Output High-Low	2.0 —	35 18	2.0 —	45 40	2.0 —	45 40	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 110 Ω. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 45 pF, R <sub>L</sub> = 667 Ω.
t <sub>PZL1</sub> t <sub>PZL1</sub>	Propagation Delay /Data-Output Output Low-High	2.0 —	30 30	2.0 —	39 34	2.0 —	39 34	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 110 Ω. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 45 pF, R <sub>L</sub> = 667 Ω.
t <sub>PZH1</sub> t <sub>PZH1</sub>	Propagation Delay /Data-Output Output High-Low	2.0 —	30 23	2.0 —	39 34	2.0 —	39 34	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 110 Ω. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 45 pF, R <sub>L</sub> = 667 Ω.

## NOTES:

- C<sub>L</sub> = 50 pF ± 10%. C<sub>L</sub> includes scope probe and jig capacitance.
- All diodes are 1N3064 or equivalent.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- In the test circuit example, the phase relationships between inputs and outputs have been chosen arbitrarily.
- All input pulses are supplied by generators having the following characteristics:  
PRR ≤ 1.0 MHz, t<sub>p</sub> = 500 ns, Z<sub>OUT</sub> = 50 Ω, V<sub>gen</sub> = 3.0 V, t<sub>r</sub> ≤ 15 ns and t<sub>f</sub> ≤ 6.0 ns between 0.7 V and 2.7 V.
- The diode and resistor shown within the dotted area are optional. When the diode and resistor are used, V<sub>BIAS</sub> shall be 5.5 V for all tests except for t<sub>PHZ</sub>, for t<sub>PHZ</sub> tests, V<sub>BIAS</sub> shall be - 0.6 V.