

TMS27C291, TMS27C292 16,384-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORIES TMS27PC291 16,384-BIT PROGRAMMABLE READ-ONLY MEMORY

SEPTEMBER 1986—REVISED APRIL 1988

- Organization . . . 2K × 8
- Single 5-V Power Supply
- Pin Compatible with Existing 2K × 8 Bipolar/High-Speed CMOS EPROMs and PROMs
- All Inputs/Outputs TTL Compatible
- High Speed
- Max Access/Min Cycle Time

V_{CC} ± 5%

'27C/PC291-3	'27C292-3	35 ns
'27C/PC291	'27C292	45 ns
'27C/PC291-5	'27C292-5	50 ns

V_{CC} ± 10%

'27C/PC291-35	'27C292-35	35 ns
'27C/PC291-45	'27C292-45	45 ns
'27C/PC291-50	'27C292-50	50 ns


- Low-Power CMOS Technology
- 3-State Output Buffers
- Low Power Dissipation (V_{CC} = 5.25 V)
— Active . . . 394 mW Max
- Erasable
- 100% Pretestable

description


The TMS27C291 and TMS27C292 series are 16,384-bit, ultraviolet-light erasable, electrically programmable read-only memories. The TMS27PC291 series are 16,384-bit, one-time, electrically programmable read-only memories. These devices are fabricated using CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external resistors. Each output can drive eight Series 74 TTL circuits without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The J and N dual-in-line packages are pin compatible with existing 24-pin bipolar PROMs and high speed EPROMs.

The TMS27C291 and TMS27C292 are offered in dual-in-line ceramic packages (J suffix). The TMS27C291 ceramic package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers. The TMS27C292 ceramic package is designed for insertion in mounting-hole rows on 15,24-mm (600-mil) centers.

J AND N PACKAGE (TOP VIEW)



FN PACKAGE (TOP VIEW)



†These pins have different pin assignments and functions in the program mode (see page 3).

READ MODE

PIN NOMENCLATURE	
A0-A10	Address Inputs
GND	Ground
NC	No Connection
Q1-Q8	Outputs
S1, S2, S3	Chip Selects
VCC	5-V Power Supply

EPROMs/PROMs/EEPROMs

ADVANCE INFORMATION

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1986, Texas Instruments Incorporated

6-3

**TMS27C291, TMS27C292 16,384-BIT UV
ERASABLE PROGRAMMABLE READ-ONLY MEMORIES
TMS27PC291 16,384-BIT PROGRAMMABLE READ-ONLY MEMORY**

EPROMs/PROMs/EEPROMs

6

The TMS27PC291 PROM is offered in dual-in-line plastic package (N suffix) designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers. This version of the device is still in development, and the ADVANCE INFORMATION notices in this data sheet pertain to the N package devices. The TMS27C291 PROM is also offered in a 28-lead plastic-leaded chip carrier (FN suffix) for surface mounting applications on solder lands on 1,27-mm (50-mil) centers.

All devices are guaranteed for operation from 0°C to 70°C.

operation

There are eight modes of operation for the TMS27C291, TMS27C292 and the TMS27PC291 as listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL or CMOS levels except for V_{pp} during programming (13.5 V).

FUNCTION	MODE									
	Read	Output Disable [#]	Output Disable [#]	Output Disable [#]	Program Verify	Program Inhibit	Fast Program	Blank Check Ones	Blank Check Zeros	Signature
$\bar{S}1/V_{pp}$ [†]	V _{IL}	V _{IH}	X [‡]	X	V _{pp}	V _{pp}	V _{pp}	V _{IL(P)} [¶]	V _{IL(P)}	V _{IL}
S2/ \sqrt{V} [†]	V _{IH}	X	V _{IL}	X	V _{IL(P)}	V _{IH(P)}	V _{IH(P)}	V _{IL(P)}	V _{IH(P)}	V _{IH}
S3/FGM [†]	V _{IH}	X	X	V _{IL}	V _{IH(P)}	V _{IH(P)}	V _{IL(P)}	V _H [§]	V _H	V _H
V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}
A9	X	X	X	X	X	X	X	X	X	V _{pp} V _{pp}
A0	X	X	X	X	X	X	X	X	X	V _{IL} V _{IH}
Q1-Q8	D _{OUT}	HI-Z	HI-Z	HI-Z	D _{OUT}	HI-Z	D _{IN}	Ones	Zeros	CODE
										MFG DEV
										97 02

[†]Pin assignment for program mode.

[‡]X can be V_{IL} or V_{IH}.

[§]V_H = 12 V ± 0.5 V.

[¶](P) = Programming mode.

[#]Output can be disabled using any of these three methods.

read/output disable

When the outputs of two or more of these devices are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of a '27C291, '27PC291, or '27C292, a low-level signal is applied to $\bar{S}1$ and a high-level signal is applied to S2 and S3. Any other combination of logic states on these three inputs will disable the outputs. Output data is accessed at pins Q1 through Q8.

latchup immunity

Latchup immunity is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.

TMS27C291, TMS27C292 16,384-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORIES TMS27PC291 16,384-BIT PROGRAMMABLE READ-ONLY MEMORY

erasure (TMS27C291-__JL and TMS27C292-__JL)

Before programming, the '27C291 or '27C292 is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose (UV intensity \times exposure time) is 25 watt-seconds per square centimeter. A typical 12 milliwatt-per-square-centimeter, filterless UV lamp will erase the device in 45 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the '27C291 or '27C292, the window should be covered with an opaque label.

programming mode pin functions

In the programming mode pins 18-20 on the dual-in-line packages or pins 22-24 on the plastic-leaded chip carrier no longer act as chip selects. Pin S1 becomes the Vpp power supply, pin S2 becomes the Vfy (verify) input, and pin S3 becomes the PGM (program) input in the programming mode. Programming mode pin assignments and nomenclature are given in the figures to the right.


blank check mode

The '27C291 and '27C292 use a differential memory cell. This means that an unprogrammed device has ambiguous states in all address locations. Prior to programming, the blank check mode is used to verify that both sides of the differential cell are erased. The blank check mode is defined as S3 to V_H and S1 to V_L. In this mode, S2 selects between blank check 0s and 1s.


fast programming

Data is presented in parallel (eight bits) on pins Q1 through Q8. Once addresses and data are stable, PGM is pulsed. The programming mode is achieved when Vpp = 13.5 V, VCC = 5.0 V, Vfy = V_H, PGM = pulsed V_L. More than one '27C291, '27C292, or '27PC291 can be programmed when the devices are connected in parallel. Locations can be programmed in any order, but it is recommended that all locations be programmed.

PROGRAMMING AND BLANK CHECK MODE PIN ASSIGNMENTS J AND N PACKAGES (TOP VIEW)



FN PACKAGE (TOP VIEW)



PROGRAM MODE

PIN NOMENCLATURE	
A0-A10	Address Inputs
GND	Ground
NC	No Connection
PGM	Program Input
Q1-Q8	Outputs
VCC	5-V Power Supply
Vfy	Verify Input
Vpp	13.5-V Power Supply

**TMS27C291, TMS27C292 16,384-BIT UV
ERASABLE PROGRAMMABLE READ-ONLY MEMORIES
TMS27PC291 16,384-BIT PROGRAMMABLE READ-ONLY MEMORY**

EPROMs/PROMs/EEPROMs

6

Programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 0.1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied. If correct data is not read, an additional 0.1-millisecond pulse is applied up to a maximum X of 4. The Final programming pulse is 24X long. This sequence of programming and verification is performed at $V_{CC} = 5.0\text{ V}$ and $V_{pp} = 13.5\text{ V}$. When the full Fast programming routine is complete, all bits are verified with $V_{CC} = 5\text{ V} \pm 10\%$ (see Figure 1).

program inhibit

Programming may be inhibited by maintaining a high-level input on the $\overline{\text{PGM}}$ pin.

program verify

Programmed bits may be verified with $V_{pp} = 13.5\text{ V}$ when $\overline{\text{VFY}} = V_{IL}$ and $\overline{\text{PGM}} = V_{IH}$.

signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 is forced to $12\text{ V} \pm 0.5\text{ V}$. Two identifier bytes are accessed by A0, i.e., A0 = V_{IL} accesses the manufacturer code; A0 = V_{IH} accesses device code. All other addresses must be held at V_{IL} . Each byte possesses odd parity on bit Q8. The manufacturer code for these devices is 97, and the device code is 02.




FIGURE 1. FAST PROGRAMMING FLOWCHART

**TMS27C291, TMS27C292 16,384-BIT UV
ERASABLE PROGRAMMABLE READ-ONLY MEMORIES
TMS27PC291 16,384-BIT PROGRAMMABLE READ-ONLY MEMORY**

recommended operating conditions

			'27C291, '27PC291 '27C292 '27C291-3, '27PC291-3 '27C292-3 '27C291-5, '27PC291-5 '27C292-5			'27C291-35, '27PC291-35 '27C292-35 '27C291-45, '27PC291-45 '27C292-45 '27C291-50, '27PC291-50 '27C292-50			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage		4.75	5	5.25	4.5	5	5.5	V
V _{IH}	High-level input voltage (see Note 2)	TTL	2			V _{CC} +1			V
		CMOS	V _{CC} -0.2			V _{CC} +1			
V _{IH(P)}	High-level input voltage (see Note 2)	Programming	3			V _{CC} +1			V
V _{IL}	Low-level input voltage (see Note 2)	TTL	-0.5			0.8			V
		CMOS	-0.5			GND+0.2			
V _{IL(P)}	Low-level input voltage (see Note 2)	Programming	-0.5			0.4			V
T _A	Operating free-air temperature		0			70			°C

EPROMS/PROMS/EEPROMS

9

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only. These are absolute voltages with respect to device ground pin and include all overshoot due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

electrical characteristics over full ranges of recommended operating conditions

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -4 mA		2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 16 mA		0.4			V
I _I	Input current (leakage)	All inputs except $\bar{S}1$	V _I = 0 V to 5.5 V	1 ± 10			μA
		$\bar{S}1$	$\bar{S}1$ = 0 V to 5.5 V	± 10			
I _O	Output current (leakage)	V _O = 0 V to V _{CC}		1 ± 10			μA
I _{pp}	V _{pp} programming current	V _{pp} = 13.5 V		50			mA
I _{CC}	Supply current (see Note 3)	'27C291-3, '27PC291-3 '27C292-3	V _{CC} = 5.25 V	t _c = dc	15	35	mA
				t _c = min	40	75	
		'27C291-35, '27PC291-35 '27C292-35	V _{CC} = 5.5 V	t _c = dc	15	35	mA
				t _c = min	40	75	
		'27C291, '27PC291 '27C292	V _{CC} = 5.25 V	t _c = dc	15	35	mA
				t _c = min	35	60	
		'27C291-45, '27PC291-45 '27C292-45	V _{CC} = 5.5 V	t _c = dc	15	35	mA
				t _c = min	35	60	
		'27C291-5, '27PC291-5 '27C292-5	V _{CC} = 5.25 V	t _c = dc	15	35	mA
				t _c = min	30	55	
		'27C291-50, '27PC291-50 '27C292-50	V _{CC} = 5.5 V	t _c = dc	15	35	mA
				t _c = min	30	55	

†Typical I_{CC} is measured at V_{CC} = 5 V, T_A = 25 °C and CMOS input levels.

NOTE 3: Assume signal transition times of 5 ns or less, timing reference levels of 1.5 V, and addresses toggling between 0 V and 3 V

ADVANCE INFORMATION

**TMS27C291, TMS27C292 16,384-BIT UV
ERASABLE PROGRAMMABLE READ-ONLY MEMORIES
TMS27PC291 16,384-BIT PROGRAMMABLE READ-ONLY MEMORY**

capacitance over recommended supply voltage range and operating free-air temperature range,
f = 1 MHz†

PARAMETER		TEST CONDITIONS	MIN	TYP‡	MAX	UNIT	
C _i	Input capacitance	All inputs except $\overline{S1}$	V _I = 0 V, f = 1 MHz		8	10	pF
		$\overline{S1}$	V _I = 0 V, f = 1 MHz		16	20	pF
C _o	Output capacitance	V _O = 0 V, f = 1 MHz	12	15	pF		

† Capacitance measurements are made on a sample basis only.

‡ Typical values are at T_A = 25°C and nominal voltages.

switching characteristics over full ranges of recommended operating conditions (see Notes 3 and 4 and Figure 2)

PARAMETER		'27C291-3, '27PC291-3 '27C292-3		'27C291, '27PC291 '27C292		'27C291-5, '27PC291-5 '27C292-5		UNIT
		'27C291-35, '27PC291-35 '27C292-35		'27C291-45, '27PC291-45 '27C292-45		'27C291-50, '27PC291-50 '27C292-50		
		MIN	MAX	MIN	MAX	MIN	MAX	
t _a (A)	Access time from address	35		45		50		ns
t _{en} (S1)	Enable time from $\overline{S1}$	25		35		35		ns
t _{en} (S2)	Enable time from S2	25		35		35		ns
t _{en} (S3)	Enable time from S3	25		35		35		ns
t _{dis}	Disable time from $\overline{S1}$, S2, S3	0	25	0	35	0	35	ns
t _v (A)	Output valid time	0		0		0		ns

- NOTES: 3. Assume signal transition times of 5 ns or less, timing reference levels of 1.5 V, and addresses toggling between 0 V to 3 V.
4. Minimum cycle time is equal to maximum access time.

recommended timing requirements for programming

		MIN	NOM	MAX	UNIT
t _w (IPGM)	Initial program pulse duration	0.1		0.4	ms
t _w (FPGM)	Final program pulse duration	2.4		9.6	ms
t _{su} (A)	Address setup time	1			μs
t _{su} (VPP)	V _{pp} setup time	1			μs
t _{su} (VFY)	V _{FY} setup time	1			μs
t _{dis} (VFY)	Output disable time from V _{FY}	0		35	ns
t _{en} (VFY)	Output enable time from V _{FY}			35	ns
t _{su} (D)	Data setup time	1			μs
t _h (A)	Address hold time	0			μs
t _h (D)	Data hold time	1			μs

EPROMs/PROMs/EEPROMs

6

ADVANCE INFORMATION

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

6-9

**TMS27C291, TMS27C292 16,384-BIT UV
ERASABLE PROGRAMMABLE READ-ONLY MEMORIES
TMS27PC291 16,384-BIT PROGRAMMABLE READ-ONLY MEMORY**

supply current vs operating frequency


PARAMETER	TEST CONDITIONS	TYP [†] MAX [‡]		UNIT
I _{CC} Supply current	0 Hz ≤ f ≤ 1 MHz	15	35	mA
	f = 10 MHz	25	50	mA
	f = 20 MHz	32	60	mA
	f = 30 MHz	40	75	mA

EPROMs/PROMs/EEPROMs

6

ADVANCE INFORMATION

**SUPPLY CURRENT
vs
OPERATING FREQUENCY**



[†]Typical I_{CC} is measured at V_{CC} = 5 V, T_A = 25 °C and CMOS inputs levels.

[‡]Maximum I_{CC} is measured at V_{CC} = 5.5 V, T_A = 0 °C and CMOS input levels.

**TMS27C291, TMS27C292 16,384-BIT UV
ERASABLE PROGRAMMABLE READ-ONLY MEMORIES
TMS27PC291 16,384-BIT PROGRAMMABLE READ-ONLY MEMORY**

PARAMETER MEASUREMENT INFORMATION





FIGURE 2. OUTPUT LOAD CIRCUIT

read cycle timing



EPROMs/PROMs/EEPROMs

6

ADVANCE INFORMATION



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001


**TMS27C291, TMS27C292 16,384-BIT UV
ERASABLE PROGRAMMABLE READ-ONLY MEMORIES
TMS27PC291 16,384-BIT PROGRAMMABLE READ-ONLY MEMORY**

program cycle timing

EPROMs/PROMs/EEPROMs

6

ADVANCE INFORMATION



[†]Programming levels for V_{IH} and V_{IL} .