Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010

Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

To all our customers

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003





8

3800 Group

User's Manual MITSUBISHI 8-BIT SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES



New publication, 1996.03

- Keep safety first in your circuit designs!
- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

Preface

This user's manual describes Mitsubishi's CMOS 8bit microcomputers 3800 Group.

After reading this manual, the user should have a through knowledge of the functions and features of the 3800 Group, and should be able to fully utilize the product. The manual starts with specifications and ends with application examples.

For details of software, refer to the "SERIES MELPS 740 <SOFTWARE> USER'S MANUAL."

For details of development support tools, refer to the "DEVELOPMENT SUPPORT TOOLS FOR MICRO-COMPUTERS" data book.

BEFORE USING THIS USER'S MANUAL

This user's manual consists of the following three chapters. Refer to the chapter appropriate to your conditions, such as hardware design or software development. Chapter 3 also includes necessary information for systems development. Be sure to refer to this chapter.

1. Organization

• CHAPTER 1 HARDWARE This chapter describes features of the microcomputer and operation of each peripheral function.

CHAPTER 2 APPLICATION

This chapter describes usage and application examples of peripheral functions, based mainly on setting examples of related registers.

• CHAPTER 3 APPENDIX

This chapter includes necessary information for systems development using the microcomputer, electric characteristics, a list of registers, the masking confirmation (mask ROM version), and mark specifications which are to be submitted when ordering.

2. Structure of register

The figure of each register structure describes its functions, contents at reset, and attributes as follows :

b7 b6 b5 b4 b3 b2 b1 b0 Contents immediately after reset release 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 2 Stack page selection bit 0 0 0 0 0 2 Stack page selection bit 0 <		Bits	Bit attribu	ote 2) I tes	
Crownode register to Policity (Address : Selie) Crownode register to Policity (Address : Selie) Crownode bits Crownode bi	b7 b6 b5 b4 b3 b2 b1 b0	Contents immediately	(Note 1) <u>v after reset release</u>		\
Image: Stack page selection bit Image: Stack page selected selection selected selecte	CP	/ U mode register (CPUM) [Address :	3B16]	\mathbf{n}	\sum
Image: Stack page selection bit Image: Stack page selected selection selected selecte			–	\frown	
I house bits 1 1 1 1 1 1 1 0	Ч		b1 b0	\searrow	RW
Image: Stack page selection bit	- - 0	Processor mode bits	01.5 .	σ	0:0
3 Nothing arranged for these bits. These are write disabled 0 × 4 bits. When these bits are read out, the contents are "0." 0 × 5 Fix this bit to "0." 1 0 × 6 Main clock (XIN-XouT) stop bit 1: Stopped * 0 × 7 Internal system clock selection bit 1: XeterXout selected * 0 0 * Bit in which nothing is arranged Image: Bit that is not used for control of the corresponding function Note 1. Contents immediately after reset release 0 0 is Bit that is not used for control of the corresponding function Note 1. Contents immediately after reset release 1 1 0 1 0 1 0 is Bit that is not used for control of the corresponding function Note 1. Contents immediately after reset release 1	1	2	11:J	0	
4 bits. When these bits are read out, the contents are "0." 0 x 5 Fix this bit to "0." 1 0 x 6 Main clock (XIN-XouT) stop bit 1: Stopped * 0 0 7 Internal system clock selection bit 0: XN-Xour selected * 0 0 * 1 0 0 XN-Xour selected * 0 0 * 1 0 0 XN-Xour selected * 0 0 * 1 1 XN-Xour selected * 0 0 0 * 1 Internal system clock selection bit 0: XN-Xour selected * 0 0 * 1 Internal system clock selection bit 0: XN-Xour selected * 0 0 * 1 Internal system clock selection bit 1: Xn-Xour selected * 0 0 * 1 1 1 1 1 0 0 0 * 1 1 1 1 1 1 1 0 0	2	Stack page selection bit	1:1 page	0	
4 0	3			0	
6 Main clock (XIN-XOUT) stop bit 0: Operating 1: Stopped * 0 7 Internal system clock selection bit 1: Xen-Xeour selected * 0 * 0: O 1: Xen-Xeour selected * 0: O * 0: O 1: Xen-Xeour selected * 0: O * 0: O 1: Xen-Xeour selected * 0: O * 1: Site in which nothing is arranged : Bit that is not used for control of the corresponding function Note 1. Contents immediately after reset release 0: O 0 0 Owersentiation 0: O : Bit that is not used for control of the corresponding function Note 1. Contents immediately after reset release 0: O 0: O Internet set release 0: O 0: O 0: O Indefined 0: Teset release 0: O 0: O Indefined 0: O 0: O 0: O 0: O Note 2. Bit attributes 0: O 0: O 0: O 0: O Note 2. Bit attributes 0: O 0: O 0: O 0: O Internet set release 0: O 0: O 0: O 0: O	4	bits. when these bits are read out,	the contents are 0.	0	0 x
7 Internal system clock selection bit 0: Xm-Xour selected * • • 7 Internal system clock selection bit 1: Xm-Xour selected * • • • 8 • </td <th></th> <td>Fix this bit to "0."</td> <td></td> <td>1</td> <td></td>		Fix this bit to "0."		1	
 internal system clock selection bit 1: xcm-xcour selected * 0:0 Bit in which nothing is arranged : Bit that is not used for control of the corresponding function Note 1. Contents immediately after reset release 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	6	Main clock (XIN-XOUT) stop bit	1 : Stopped	*	00
Note 1. Contents immediately after reset release 0*******0" at reset release 1************************************	7	Internal system clock selection bit	U: XIN-XOUT Selected 1: XCIN-XCOUT selected	*	0:0
and read and write. In the figure, these attributes are represented as follows : R••••••Read W••••••Write O••••••Read enabled O••••••Write enabled	Note 1. Contents immedia 0••••••"0" at 1•••••"1" at Undefined••	ately after reset release reset release reset release •••••Undefined or reset release		espondi	ng function
O••••••Read enabled O ••••••Write enabled					
	(C••••••Read enabled	••••••Write enabled		

LIST OF GROUPS HAVING THE SIMILAR FUNCTIONS

3800 group, one of the CMOS 8-bit microcomputer 38000 series presented in this user's manual is provided with standard functions.

The basic functions of the 3800, 3802, 3806 and 3807 groups having the same functions are shown below. For the detailed functions of each group, refer to the related data book and user's manual.

List of groups having the same functions

As of September 1995 Group 3800 group 3802 group 3806 group 3807 group Function 64 pin 64 pin 80 pin 80 pin Pin • 64P4B • 64P4B • 80P6N-A • 80P6N-A (Package type) • 64P6N-A • 64P6N-A • 80P6S-A • 64P6D-A • 80P6D-A Clock generating circuit 1 circuit 1 circuit 1 circuit 2 circuit <8-bit> <8-bit> <8-bit> <8-bit> Timer: 3 Timer Prescaler: 3 Prescaler : 3 Prescaler: 3 <16-bit> Timer: 4 Timer: 4 Timer: 4 Timer X/Y : 2 Timer A/B : 2 UART or UART or UART or UART or Clock synchronous X 1 Clock synchronous X 1 Clock synchronous X 1 Clock synchronous X 1 Serial I/O Clock synchronous X 1 Clock synchronous X 1 Clock synchronous X 1 8-bit X 8-channel 8-bit X 8-channel 8-bit X 13-channel A-D converter **D-A converter** 8-bit X 2-channel 8-bit X 2-channel 8-bit X 4-channel Mask 8K 16K _{24K} 32K 8K 16K 32K 12K 16K 24K 32K 48K * 24K 16K (Note 1) ROM (Note 1) (Note 1) (Note 1) (Note 1) (Note 3) (Note 3) (Note 3) One Time 16K 32K 24K 48K 32K : 16K 8K PROM Memory (Note 1) (Note 1) (Note 2) (Note 3) type **EPROM** 32K | 32K 24K 16K 16K 48K 384 384 512 1024 1024 RAM 1024 512 384 384 512 640 384 384 384 640 PWM output Real time port output Analog comparator Watchdog timer Remarks

Notes 1: Extended operating temperature version available

2: High-speed version available

3: Extended operating temperature version and High-speed version available

*. ROM expansion

Table of contents

CHAPTER 1. HARDWARE	
DESCRIPTION	1-2
FEATURES	1-2
APPLICATIONS	1-2
PIN CONFIGURATION	1-2
FUNCTIONAL BLOCK	1-4
PIN DESCRIPTION	
PART NUMBERING	
GROUP EXPANSION	1-7
GROUP EXPANSION (EXTENDED OPERATING TEMPERATURE VERSION)	1-9
FUNCTIONAL DESCRIPTION	1-10
Central Processing Unit (CPU)	
Memory	
I/O Ports	
Interrupts	
Timers	
Serial I/O	
Clock Generating Circuit	
Processor Modes	
NOTES ON PROGRAMMING	1-31
Processor Status Register	1-31
Interrupts	
Decimal Calculations	
Timers	
Multiplication and Division Instructions Ports	
Serial I/O	
Instruction Execution Time	
Memory Expansion Mode and Microprocessor Mode	
DATA REQUIRED FOR MASK ORDERS	
ROM PROGRAMMING METHOD	1-32
FUNCTIONAL DESCRIPTION SUPPLEMENT	
Interrupt	
Timing After Interrupt	1-34

Table of contents

CHAPTER 2. APPLICATION

2.1 I/O port	
2.1.1 Memory map of I/O port	
2.1.2 Related registers	
2.1.3 Handling of unused pins	
2.2 Timer	
2.2.1 Memory map of timer	
2.2.2 Related registers	
2.2.3 Timer application examples	2-11
2.3 Serial I/O	
2.3.1 Memory map of serial I/O	
2.3.2 Related registers	
2.3.3 Serial I/O connection examples	
2.3.4 Setting of serial I/O transfer data format	
2.3.5 Serial I/O application examples	2-31
2.4 Processor mode	
2.4.1 Memory map of processor mode	
2.4.2 Related register	
2.4.3 Processor mode application examples	
2.5 Reset	
2.5.1 Connection example of reset IC	

CHAPTER 3. APPENDIX

3.1 Electrical characteristics	3-2
3.1.1 Absolute maximum ratings	3-2
3.1.2 Recommended operating conditions	
3.1.3 Electrical characteristics	
3.1.4 Timing requirements and Switching characteristics	3-4
3.1.5 Absolute maximum ratings (Extended operating temperature version)	3-8
3.1.6 Recommended operating conditions(Extended operating temperature vers	
3.1.7 Electrical characteristics (Extended operating temperature version)	3-9
3.1.8 Timing requirements and Switching characteristics	
(Extended operating temperature version)	3-10
3.1.9 Timing diagram	3-12
3.2 Standard characteristics	3-15
3.2.1 Power source current characteristic examples	3-15
3.2.2 Port standard characteristic examples	
3.3 Notes on use	3-18
3.3.1 Notes on interrupts	3-18
3.3.2 Notes on the serial I/O	
3.3.3 Notes on the RESET pin	
3.3.4 Notes on input and output pins	3-20

Table of contents

3.3.5 Notes on memory expansion mode and microprocessor mode	3-21
3.3.6 Notes on built-in PROM	3-22
3.4 Countermeasures against noise	
3.4.1 Shortest wiring length	
3.4.2 Connection of a bypass capacitor across the Vss line and the Vcc line	
3.4.3 Consideration for oscillator	
3.4.4 Setup for I/O ports	
3.4.5 Providing of watchdog timer function by software	3-27
3.5 List of registers	3-28
3.6 Mask ROM ordering method	3-37
	5-57
3.7 Mark specification form	3-51
3.8 Package outline	
-	
3.9 Machine Instructions	3-56
3.10 List of instruction codes	
3.11 SFR memory map	2-67
S. IT SI K memory map	5-07
3.12 Pin configuration	3-68

List of figures

CHAPTER 1 HARDWARE

Fig. 1 Pin configuration of M38002M4-XXXFP/M38003M6-XXXHP	
Fig. 2 Pin configuration of M38002M4-XXXSP	
Fig. 3 Functional block diagram	1-4
Fig. 4 Part numbering	
Fig. 5 Memory expansion plan	1-7
Fig. 6 Memory expansion plan (Extended operating temperature version)	1-9
Fig. 7 740 Family CPU register structure	1-10
Fig. 8 Register push and pop at interrupt generation and subroutine call	1-11
Fig. 9 Structure of CPU mode register	1-13
Fig. 10 Memory map diagram	1-14
Fig. 11 Memory map of special function register (SFR)	1-15
Fig. 12 Port block diagram (single-chip mode)	
Fig. 13 Interrupt control	1-19
Fig. 14 Structure of interrupt-related registers	
Fig. 15 Structure of timer XY register	
Fig. 16 Block diagram of timer X, timer Y, timer 1, and timer 2	
Fig. 17 Block diagram of clock synchronous serial I/O	
Fig. 18 Operation of clock synchronous serial I/O function	1-22
Fig. 19 Block diagram of UART serial I/O	
Fig. 20 Operation of UART serial I/O function	
Fig. 21 Structure of serial I/O control registers	1-25
Fig. 22 Example of reset circuit	1-26
Fig. 23 Internal status of microcomputer after reset	1-26
Fig. 24 Timing of reset	
Fig. 25 Ceramic resonator circuit	1-28
Fig. 26 External clock input circuit	1-28
Fig. 27 Block diagram of clock generating circuit	1-28
Fig. 28 Memory maps in various processor modes	
Fig. 29 Structure of CPU mode register	1-29
Fig. 30 ONW function timing	
Fig. 31 Programming and testing of One Time PROM version	
Fig. 32 Timing chart after an interrupt occurs	
Fig. 33 Time up to execution of the interrupt processing routine	1-34

CHAPTER 2 APPLICATION

Fig. 2.1.1 Memory map of I/O port related registers	. 2-2
Fig. 2.1.2 Structure of Port Pi (i=0, 1, 2, 3, 4, 5, 6, 7)	2-3
Fig. 2.1.3 Structure of Port Pi direction register (i=0, 1, 2, 3, 4, 5, 6, 7)	. 2-3
Fig. 2.2.1 Memory map of timer related registers	2-5
Fig. 2.2.2 Structure of Prescaler 12, Prescaler X, Prescaler Y	. 2-6
Fig. 2.2.3 Structure of Timer 1	2-6
Fig. 2.2.4 Structure of Timer 2, Timer X, Timer Y	2-7
Fig. 2.2.5 Structure of Timer XY mode register	2-8
Fig. 2.2.6 Structure of Interrupt request register 1	2-9

Fig. 22.8 Structure of Interrupt control register 1 2-10 Fig. 22.10 Connection of timers and setting of division ratios [Clock function] 2-11 Fig. 22.11 Setting of related registers [Clock function] 2-13 Fig. 22.12 Control procedure [Clock function] 2-14 Fig. 22.13 Example of a peripheral circuit 2-15 Fig. 22.15 Setting of related registers [Plezoelectric buzzer output] 2-16 Fig. 22.15 Control procedure [Clock function] 2-14 Fig. 22.16 Control procedure [Plezoelectric buzzer output] 2-16 Fig. 22.17 A method for judging if input pulse exists 2-17 Fig. 22.19 Control procedure [Neasurement of frequency] 2-18 Fig. 22.20 Control procedure [Measurement of pulse width] 2-20 Fig. 22.21 Setting of related registers [Measurement of pulse width] 2-21 Fig. 22.22 Control procedure [Measurement of pulse width] 2-22 Fig. 2.3.3 Structure of Serial I/O calted register 2-23 Fig. 2.3.4 Structure of Serial I/O calted register 2-24 Fig. 2.3.5 Structure of Marcin peripheral circuit register 2-24 Fig. 2.3.6 Structure of Interrupt reguest register 1 2-27 Fig. 3.3.5 Structure of INAT control register 2-26 Fig. 2.3.6 Structure of Interrupt r	Fig. 2.2.7 Structure of Interrupt request register 2	2-9
Fig. 22.9 Structure of Interrupt control register 2. 2-10 Fig. 22.11 Setting of related registers [Clock function] 2-11 Fig. 22.11 Setting of related registers [Clock function] 2-11 Fig. 22.13 Example of a peripheral circuit 2-14 Fig. 22.14 Connection of the timer and setting of the division ratio [Piezoelectric buzzer output] 2-16 Fig. 22.15 Setting of related registers [Piezoelectric buzzer output] 2-16 Fig. 22.16 Control procedure [Piezoelectric buzzer output] 2-16 Fig. 22.17 A method for judging if input pulse exists 2-17 Fig. 22.16 Control procedure [Measurement of frequency] 2-18 Fig. 22.20 Connection of the timer and setting of the division ratio [Measurement of pulse width] 2-20 Fig. 2.2.20 Connoction of the timer and setting of the division ratio [Measurement of pulse width] 2-22 Fig. 2.3.1 Memory map of serial I/O crelated registers 2-23 Fig. 2.3.2 Structure of Sraia I/O status register 2-24 Fig. 2.3.3 Structure of Barial V/O related register 1 2-25 Fig. 2.3.1 Kurcture of Straia I/O control register 2-26 Fig. 2.3.3 Structure of Interrupt request register 1 2-27 Fig. 2.3.1 Structure of Interrupt request register 1 2-27 Fig. 2.3.1 Setting of related regist		
Fig. 2.2.11 Setting of related registers [Clock function] 2-13 Fig. 2.2.12 Control procedure [Clock function] 2-14 Fig. 2.2.13 Example of a peripheral circuit 2-15 Fig. 2.2.14 Connection of the timer and setting of the division ratio [Piezoelectric buzzer output] 2-16 Fig. 2.2.16 Control procedure [Piezoelectric buzzer output] 2-16 Fig. 2.2.17 A method for judging if input pulse exists 2-17 Fig. 2.2.19 Control procedure [Measurement of frequency] 2-18 Fig. 2.2.19 Control procedure [Measurement of frequency] 2-19 Fig. 2.2.20 Connection of the timer and setting of the division ratio [Measurement of pulse width] 2-20 Fig. 2.2.21 Control procedure [Measurement of pulse width] 2-21 Fig. 2.2.22 Control procedure [Measurement of pulse width] 2-22 Fig. 2.3.3 Structure of Transmit/Receive buffer register 2-23 Fig. 2.3.4 Structure of Serial I/O control register 2-24 Fig. 2.3.5 Structure of Interrupt request register 1 2-25 Fig. 2.3.6 Structure of Interrupt request register 1 2-26 Fig. 2.3.7 Structure of Interrupt request register 1 2-27 Fig. 2.3.8 Structure of Interrupt request register 1 2-27 Fig. 2.3.9 Structure of Interrupt request register 1 2-26		
Fig. 22.12 Control procedure [Clock function] 2-14 Fig. 22.13 Example of a peripheral circuit 2-15 Fig. 22.14 Connection of the timer and setting of the division ratio [Plezoelectric buzzer output] 2-15 Fig. 22.15 Setting of related registers [Plezoelectric buzzer output] 2-16 Fig. 22.17 A method for judging if input pulse exists 2-17 Fig. 22.18 Setting of related registers [Measurement of frequency] 2-18 Fig. 22.20 Connection of the timer and setting of the division ratio [Measurement of pulse width] 2-20 Fig. 22.21 Setting of related registers [Measurement of pulse width] 2-21 Fig. 22.22 Control procedure [Measurement of pulse width] 2-22 Fig. 2.2.21 Setting of related registers [Measurement of pulse width] 2-22 Fig. 2.3.1 Memory map of serial I/O related register 2-24 Fig. 2.3.3 Structure of Serial I/O status register 2-24 Fig. 2.3.4 Structure of Serial I/O control register 2-25 Fig. 2.3.5 Structure of Interrupt request register 1 2-27 Fig. 2.3.7 Structure of Interrupt request register 1 2-27 Fig. 2.3.1 Structure of Interrupt request register 1 2-27 Fig. 2.3.1 Structure of Interrupt request register 1 2-27 Fig. 2.3.13 Structure of Interrupt request register 1 </td <td>Fig. 2.2.10 Connection of timers and setting of division ratios [Clock function]</td> <td>2-12</td>	Fig. 2.2.10 Connection of timers and setting of division ratios [Clock function]	2-12
Fig. 22.12 Control procedure [Clock function] 2-14 Fig. 22.13 Example of a peripheral circuit 2-15 Fig. 22.14 Connection of the timer and setting of the division ratio [Plezoelectric buzzer output] 2-15 Fig. 22.15 Setting of related registers [Plezoelectric buzzer output] 2-16 Fig. 22.17 A method for judging if input pulse exists 2-17 Fig. 22.18 Setting of related registers [Measurement of frequency] 2-18 Fig. 22.20 Connection of the timer and setting of the division ratio [Measurement of pulse width] 2-20 Fig. 22.21 Setting of related registers [Measurement of pulse width] 2-21 Fig. 22.22 Control procedure [Measurement of pulse width] 2-22 Fig. 2.2.21 Setting of related registers [Measurement of pulse width] 2-22 Fig. 2.3.1 Memory map of serial I/O related register 2-24 Fig. 2.3.3 Structure of Serial I/O status register 2-24 Fig. 2.3.4 Structure of Serial I/O control register 2-25 Fig. 2.3.5 Structure of Interrupt request register 1 2-27 Fig. 2.3.7 Structure of Interrupt request register 1 2-27 Fig. 2.3.1 Structure of Interrupt request register 1 2-27 Fig. 2.3.1 Structure of Interrupt request register 1 2-27 Fig. 2.3.13 Structure of Interrupt request register 1 </td <td>Fig. 2.2.11 Setting of related registers [Clock function]</td> <td>2-13</td>	Fig. 2.2.11 Setting of related registers [Clock function]	2-13
Fig. 2.2.13 Example of a peripheral circuit 2-15 Fig. 2.2.14 Connection of the timer and setting of the division ratio [Piezoelectric buzzer output] 2-16 Fig. 2.2.15 Setting of related registers [Piezoelectric buzzer output] 2-16 Fig. 2.2.17 A method for judging if input pulse exists 2-17 Fig. 2.2.18 Setting of related registers [Measurement of frequency] 2-18 Fig. 2.2.18 Setting of related registers [Measurement of pulse width] 2-20 Fig. 2.2.20 Connection of the timer and setting of the division ratio [Measurement of pulse width] 2-21 Fig. 2.2.21 Setting of related registers [Measurement of pulse width] 2-22 Fig. 2.2.21 Setting of related registers 2-23 Fig. 2.3.2 Structure of Transmit/Receive buffer register 2-24 Fig. 2.3.3 Structure of Serial I/O control register 2-25 Fig. 2.3.4 Structure of Serial I/O control register 2-26 Fig. 2.3.7 Structure of Interrupt request register 1 2-27 Fig. 2.3.8 Structure of Interrupt register 1 2-27 Fig. 2.3.1 Serial I/O connection examples (1) 2-28 Fig. 2.3.1 Serial I/O connection examples (2) 2-29 Fig. 2.3.10 Serial I/O connection examples (1) 2-31 Fig. 2.3.11 Serial I/O connection examples (2) 2-32		
Fig. 2.2.14 Connection of the timer and setting of the division ratio [Piszoelectric buzzer output] 2-15 Fig. 2.2.15 Setting of related registers [Piezoelectric buzzer output] 2-16 Fig. 2.2.16 Control procedure [Piezoelectric buzzer output] 2-16 Fig. 2.2.17 A method for judging if input pulse exists 2-17 Fig. 2.2.18 Setting of related registers [Measurement of frequency] 2-18 Fig. 2.2.10 Connection of the timer and setting of the division ratio [Measurement of pulse width] 2-20 Fig. 2.2.21 Setting of related registers [Measurement of pulse width] 2-21 Fig. 2.2.22 Control procedure [Measurement of pulse width] 2-22 Fig. 2.3.1 Memory map of serial I/O related register 2-24 Fig. 2.3.3 Structure of Serial I/O status register 2-24 Fig. 2.3.4 Structure of Serial I/O control register 2-25 Fig. 2.3.5 Structure of Interrupt edge selection tegister 2-26 Fig. 2.3.6 Structure of Interrupt edge selection tegister 2-26 Fig. 2.3.10 Serial I/O connection examples (1) 2-26 Fig. 2.3.10 Serial I/O connection examples (2) 2-27 Fig. 2.3.13 Connection diagram [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.13 Connection diagram [Communication using a clock synchronous serial I/O] 2-32	•	
Fig. 2.2.15 Setting of related registers [Piezoelectric buzzer output] 2-16 Fig. 2.2.17 A method for judging if input pulse exists 2-17 Fig. 2.2.17 A method for judging if input pulse exists 2-17 Fig. 2.2.18 Setting of related registers [Measurement of frequency] 2-18 Fig. 2.2.10 Connection of the timer and setting of the division ratio [Measurement of pulse width] 2-20 Fig. 2.2.20 Connection of the timer and setting of the division ratio [Measurement of pulse width] 2-22 Fig. 2.2.20 Control procedure [Measurement of pulse width] 2-22 Fig. 2.3.2 Structure of Transmit/Receive bulfer register 2-24 Fig. 2.3.3 Structure of Serial I/O control register 2-24 Fig. 2.3.5 Structure of Baud rate generator 2-25 Fig. 2.3.6 Structure of Interrupt register 2-26 Fig. 2.3.7 Structure of Interrupt reguest register 2-26 Fig. 2.3.8 Structure of Interrupt reguest register 1 2-27 Fig. 2.3.9 Structure of Interrupt reguest register 1 2-27 Fig. 2.3.1 Serial I/O connection examples (1) 2-28 Fig. 2.3.1 Serial I/O connection examples (1) 2-28 Fig. 2.3.1 Serial I/O connection examples (2) 2-29 Fig. 2.3.1 Serial I/O connection examples (2) 2-29	•	
Fig. 2.2.16 Control procedure [Piezoelectric buzzer output] 2-16 Fig. 2.2.17 A method for judging if input pulse exists 2-17 Fig. 2.2.18 Setting of related registers [Measurement of frequency] 2-18 Fig. 2.2.19 Connection of the timer and setting of the division ratio [Measurement of pulse width] 2-20 Fig. 2.2.20 Connection of the timer and setting of the division ratio [Measurement of pulse width] 2-21 Fig. 2.2.20 Control procedure [Measurement of pulse width] 2-22 Fig. 2.2.21 Setting of related registers [Measurement of pulse width] 2-22 Fig. 2.3.2 Structure of Transmit/Receive buffer register 2-23 Fig. 2.3.3 Structure of Serial I/O status register 2-24 Fig. 2.3.4 Structure of Serial I/O control register 2-25 Fig. 2.3.5 Structure of UART control register 2-26 Fig. 2.3.6 Structure of Interrupt request register 1 2-27 Fig. 2.3.7 Structure of Interrupt request register 1 2-27 Fig. 2.3.10 Serial I/O connection examples (1) 2-28 Fig. 2.3.13 Connection examples (1) 2-28 Fig. 2.3.13 Connection diagram [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.15 Setting of related registers at a transmitting side [Communication using a clock synchronous serial I/O] 2-32 <	· · · · · ·	
Fig. 2.2.17 A method for judging if input pulse exists 2-17 Fig. 2.2.18 Setting of related registers [Measurement of frequency] 2.18 Fig. 2.2.19 Connection of the timer and setting of the division ratio [Measurement of pulse width] 2.20 Fig. 2.2.10 Setting of related registers [Measurement of pulse width] 2.21 Fig. 2.2.21 Setting of related registers [Measurement of pulse width] 2.22 Fig. 2.3.1 Memory map of serial I/O related registers 2.23 Fig. 2.3.3 Structure of Serial I/O status register 2.24 Fig. 2.3.4 Structure of Serial I/O control register 2.24 Fig. 2.3.5 Structure of Baud rate generator 2.26 Fig. 2.3.6 Structure of Interrupt edge selection register 2.26 Fig. 2.3.7 Structure of Interrupt request register 1 2.27 Fig. 2.3.1 Serial I/O connection examples (1) 2.28 Fig. 2.3.10 Serial I/O connection examples (2) 2.29 Fig. 2.3.10 Serial I/O connection examples (2) 2.29 Fig. 2.3.10 Serial I/O connection examples (1) 2.31 Fig. 2.3.10 Serial I/O connection examples (2) 2.32 Fig. 2.3.10 Serial I/O connection examples (2) 2.32 Fig. 2.3.10 Setting of related registers at a transmitting side [Communication using a clock synchronous serial I/O]		
Fig. 2.2.18 Setting of related registers [Measurement of frequency] 2-18 Fig. 2.2.19 Control procedure [Measurement of frequency] 2-19 Fig. 2.2.20 Connection of the timer and setting of the division ratio [Measurement of pulse width] 2-20 Fig. 2.2.20 Connection of the timer and setting of the division ratio [Measurement of pulse width] 2-21 Fig. 2.3.2 Control procedure [Measurement of pulse width] 2-22 Fig. 2.3.2 Structure of Transmit/Receive buffer register 2-23 Fig. 2.3.3 Structure of Serial I/O control register 2-24 Fig. 2.3.4 Structure of Serial I/O control register 2-25 Fig. 2.3.5 Structure of UART control register 2-26 Fig. 2.3.7 Structure of Interrupt edge selection register 2-26 Fig. 2.3.7 Structure of Interrupt request register 1 2-27 Fig. 2.3.7 Structure of Interrupt control register 1 2-27 Fig. 2.3.1 Serial I/O connection examples (1) 2-28 Fig. 2.3.1 Serial I/O connection examples (2) 2-29 Fig. 2.3.14 Timing chart [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.15 Setting of related registers at a transmitting side 2-30 [Communication using a clock synchronous serial I/O] 2-33 Fig. 2.3.15 Setting of related registers at a transmitting		
Fig. 2.2.19 Control procedure [Measurement of frequency]. 2-19 Fig. 2.2.20 Control procedure [Measurement of pulse width] 2-20 Fig. 2.2.21 Setting of related registers [Measurement of pulse width] 2-21 Fig. 2.2.22 Control procedure [Measurement of pulse width] 2-22 Fig. 2.3.1 Memory map of serial I/O related registers 2-23 Fig. 2.3.2 Structure of Transmit/Receive buffer register 2-24 Fig. 2.3.3 Structure of Serial I/O control register 2-25 Fig. 2.3.5 Structure of UART control register 2-25 Fig. 2.3.7 Structure of Interrupt edge selection register 2-26 Fig. 2.3.7 Structure of Interrupt control register 1 2-27 Fig. 2.3.9 Structure of Interrupt control register 1 2-27 Fig. 2.3.1 Serial I/O connection examples (1) 2-28 Fig. 2.3.1 Serial I/O connection examples (2) 2-29 Fig. 2.3.12 Setting of serial I/O transfer data format 2-30 Fig. 2.3.13 Connection diagram [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.14 Timing chart [Communication using a clock synchronous serial I/O] 2-33 Fig. 2.3.15 Setting of related registers at a transmitting side 2-36 [Communication using a clock synchronous serial I/O] 2-33 <t< td=""><td></td><td></td></t<>		
Fig. 2.2.20 Connection of the timer and setting of the division ratio [Measurement of pulse width] 2-20 Fig. 2.2.21 Setting of related registers [Measurement of pulse width] 2-21 Fig. 2.2.22 Control procedure [Measurement of pulse width] 2-22 Fig. 2.3.1 Memory map of serial I/O related registers 2-23 Fig. 2.3.3 Structure of Serial I/O control register 2-24 Fig. 2.3.4 Structure of Serial I/O control register 2-25 Fig. 2.3.5 Structure of Bad rate generator 2-26 Fig. 2.3.6 Structure of Interrupt edge selection register 2-26 Fig. 2.3.6 Structure of Interrupt request register 1 2-27 Fig. 2.3.10 Serial I/O connection examples (1) 2-28 Fig. 2.3.10 Serial I/O connection examples (2) 2-29 Fig. 2.3.10 Serial I/O connection examples (2) 2-29 Fig. 2.3.10 Serial I/O connection examples (2) 2-31 Fig. 2.3.10 Serial I/O connection examples (2) 2-32 Fig. 2.3.10 Serial I/O connection sign a clock synchronous serial I/O] 2-31 Fig. 2.3.15 Setting of related registers at a reasiniting side 2-32 Fig. 2.3.16 Setting of related registers at a receiving side 2-33 Fig. 2.3.17 Control procedure at a transmitting side 2-34 Fig. 2.3.20 Timing c		
Fig. 2.2.21 Setting of related registers [Measurement of pulse width] 2-21 Fig. 2.2.22 Control procedure [Measurement of pulse width] 2-22 Fig. 2.3.1 Memory map of serial I/O related registers 2-23 Fig. 2.3.2 Structure of Transmit/Receive buffer register 2-24 Fig. 2.3.3 Structure of Serial I/O control register 2-25 Fig. 2.3.4 Structure of Baud rate generator 2-25 Fig. 2.3.5 Structure of Interrupt edge selection register 2-26 Fig. 2.3.6 Structure of Interrupt request register 1 2-27 Fig. 2.3.8 Structure of Interrupt register register 1 2-27 Fig. 2.3.9 Structure of Interrupt control register 1 2-27 Fig. 2.3.10 Serial I/O connection examples (1) 2-28 Fig. 2.3.11 Serial I/O connection examples (2) 2-29 Fig. 2.3.12 Setting of related registers at a transmitting side 2-31 Fig. 2.3.15 Setting of related registers at a receiving side 2-32 ICommunication using a clock synchronous serial I/O] 2-33 Fig. 2.3.17 Control procedure at a transmitting side 2-33 Fig. 2.3.20 Timing chart [Output of serial data] 2-36 Fig. 2.3.21 Setting of serial I/O related registers at a receiving side 2-36 Fig. 2.3.21 Control procedure at a receivin		
Fig. 2.2.22 Control procedure [Measurement of pulse width] 2-22 Fig. 2.3.1 Memory map of serial I/O related registers 2-23 Fig. 2.3.2 Structure of Transmit/Receive buffer register 2-24 Fig. 2.3.3 Structure of Serial I/O status register 2-24 Fig. 2.3.4 Structure of Serial I/O control register 2-25 Fig. 2.3.5 Structure of Baud rate generator 2-26 Fig. 2.3.6 Structure of Interrupt request register 1 2-27 Fig. 2.3.8 Structure of Interrupt request register 1 2-27 Fig. 2.3.9 Structure of Interrupt control register 1 2-27 Fig. 2.3.10 Serial I/O connection examples (1) 2-28 Fig. 2.3.10 Serial I/O connection examples (2) 2-29 Fig. 2.3.11 Serial I/O connection examples (2) 2-29 Fig. 2.3.13 Connection diagram [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.14 Timing chart [Communication using a clock synchronous serial I/O] 2-32 Fig. 2.3.15 Setting of related registers at a transmitting side [Communication using a clock synchronous serial I/O] 2-33 Fig. 2.3.16 Setting of serial I/O transfer data [Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.16 Setting of related registers at a transmitting side [Communication using a clock synchronous serial I/O] 2-32		
Fig. 2.3.1 Memory map of serial I/O related registers 2-23 Fig. 2.3.2 Structure of Transmit/Receive buffer register 2-24 Fig. 2.3.3 Structure of Serial I/O status register 2-24 Fig. 2.3.5 Structure of Baud rate generator 2-25 Fig. 2.3.6 Structure of INterrupt edge selection register 2-26 Fig. 2.3.7 Structure of Interrupt edge selection register 2-26 Fig. 2.3.7 Structure of Interrupt control register 1 2-27 Fig. 2.3.9 Structure of Interrupt control register 1 2-27 Fig. 2.3.10 Serial I/O connection examples (1) 2-28 Fig. 2.3.10 Serial I/O connection examples (2) 2-29 Fig. 2.3.12 Setting of Serial I/O transfer data format 2-30 Fig. 2.3.13 Connection diagram [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.15 Setting of related registers at a transmitting side [Communication using a clock synchronous serial I/O] 2-32 Fig. 2.3.16 Setting of related registers at a receiving side 2-36 [Fig. 2.3.17 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O] 2-33 Fig. 2.3.18 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O] 2-35 Fig. 2.3.20 Timing chart [Output of serial data] 2-36		
Fig. 2.3.2 Structure of Transmit/Receive buffer register 2-24 Fig. 2.3.3 Structure of Serial I/O control register 2-25 Fig. 2.3.4 Structure of Serial I/O control register 2-25 Fig. 2.3.5 Structure of MART control register 2-26 Fig. 2.3.6 Structure of Interrupt edge selection register 2-26 Fig. 2.3.7 Structure of Interrupt request register 1 2-27 Fig. 2.3.9 Structure of Interrupt control register 1 2-27 Fig. 2.3.10 Serial I/O connection examples (1) 2-28 Fig. 2.3.11 Serial I/O connection examples (2) 2-29 Fig. 2.3.13 Connection diagram [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.14 Timing chart [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.15 Setting of related registers at a transmitting side [Communication using a clock synchronous serial I/O] 2-33 Fig. 2.3.17 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O] 2-35 Fig. 2.3.20 Timing chart [Output of serial data] 2-36 Fig. 2.3.21 Setting of serial I/O related registers [Output of serial data] 2-36 Fig. 2.3.21 Setting of serial I/O related register [Output of serial data] 2-37 Fig. 2.3.22 Setting of serial I/O related registers [Output of serial d		
Fig. 2.3.3 Structure of Serial I/O status register 2-24 Fig. 2.3.4 Structure of Serial I/O control register 2-25 Fig. 2.3.5 Structure of UART control register 2-26 Fig. 2.3.6 Structure of Interrupt edge selection register 2-26 Fig. 2.3.7 Structure of Interrupt request register 1 2-27 Fig. 2.3.9 Structure of Interrupt control register 1 2-27 Fig. 2.3.10 Serial I/O connection examples (1) 2-28 Fig. 2.3.11 Serial I/O connection examples (2) 2-29 Fig. 2.3.12 Setting of Serial I/O transfer data format 2-30 Fig. 2.3.15 Setting of related registers at a transmitting side 2-31 Fig. 2.3.16 Setting of related registers at a transmitting side 2-32 Fig. 2.3.17 Control procedure at a transmitting side 2-33 Fig. 2.3.18 Control procedure at a receiving side 2-34 Fig. 2.3.19 Connection diagram [Communication using a clock synchronous serial I/O] 2-35 Fig. 2.3.20 Tortor procedure at a receiving side 2-34 Fig. 2.3.31 Control procedure at a receiving side 2-36 Fig. 2.3.32 Control procedure at a receiving side[Communication using a clock synchronous serial I/O] 2-35 Fig. 2.3.32 Control procedure of serial data] 2-36 Fig. 2.3.21 Setting		
Fig. 2.3.4 Structure of Serial I/O control register 2-25 Fig. 2.3.5 Structure of UART control register 2-25 Fig. 2.3.6 Structure of Baud rate generator 2-26 Fig. 2.3.7 Structure of Interrupt request register 1 2-27 Fig. 2.3.8 Structure of Interrupt request register 1 2-27 Fig. 2.3.9 Structure of Interrupt control register 1 2-27 Fig. 2.3.10 Serial I/O connection examples (1) 2-28 Fig. 2.3.11 Serial I/O connection examples (2) 2-29 Fig. 2.3.12 Setting of Serial I/O transfer data format 2-30 Fig. 2.3.13 Connection diagram [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.15 Setting of related registers at a transmitting side [Communication using a clock synchronous serial I/O] 2-32 Fig. 2.3.16 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O] 2-33 Fig. 2.3.17 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.20 Timing chart [Output of serial data] 2-36 2-37 Fig. 2.3.21 Setting of serial I/O related registers [Output of serial data] 2-36 Fig. 2.3.22 Setting of serial I/O related registers [Output of serial data] 2-36 Fig. 2.3.23 Control pr	Fig. 2.3.2 Structure of Transmit/Receive buffer register	2-24
Fig. 2.3.5 Structure of UART control register 2-25 Fig. 2.3.6 Structure of Baud rate generator 2-26 Fig. 2.3.7 Structure of Interrupt edge selection register 2-26 Fig. 2.3.8 Structure of Interrupt control register 1 2-27 Fig. 2.3.9 Structure of Interrupt control register 1 2-27 Fig. 2.3.10 Serial I/O connection examples (1) 2-28 Fig. 2.3.11 Serial I/O connection examples (2) 2-29 Fig. 2.3.12 Setting of Serial I/O transfer data format 2-30 Fig. 2.3.13 Connection diagram [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.15 Setting of related registers at a transmitting side [Communication using a clock synchronous serial I/O] 2-33 Fig. 2.3.16 Setting of related registers at a receiving side [Communication using a clock synchronous serial I/O] 2-33 Fig. 2.3.17 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O] 2-35 Fig. 2.3.20 Timing chart [Output of serial data] 2-36 2-37 Fig. 2.3.21 Setting of serial I/O related registers [Output of serial data] 2-36 Fig. 2.3.22 Setting of serial I/O related registers [Output of serial data] 2-37 Fig. 2.3.23 Control procedure of serial I/O [Output of serial data] 2-37	Fig. 2.3.3 Structure of Serial I/O status register	2-24
Fig. 2.3.6 Structure of Baud rate generator 2-26 Fig. 2.3.7 Structure of Interrupt edge selection register 2-26 Fig. 2.3.8 Structure of Interrupt request register 1 2-27 Fig. 2.3.9 Structure of Interrupt control register 1 2-27 Fig. 2.3.10 Serial I/O connection examples (1) 2-28 Fig. 2.3.11 Serial I/O connection examples (2) 2-29 Fig. 2.3.12 Setting of Serial I/O transfer data format 2-30 Fig. 2.3.13 Connection diagram [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.15 Setting of related registers at a transmitting side [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.16 Setting of related registers at a receiving side [Communication using a clock synchronous serial I/O] 2-32 Fig. 2.3.16 Setting of related registers at a receiving side [Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.17 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O] 2-35 Fig. 2.3.20 Timing chart [Output of serial data] 2-36 2-36 Fig. 2.3.21 Setting of serial I/O related registers [Output of serial data] 2-37 Fig. 2.3.22 Setting of serial I/O related registers [Output of serial data] 2-36 Fig. 2.3.23 Control procedure of	Fig. 2.3.4 Structure of Serial I/O control register	2-25
Fig. 2.3.7 Structure of Interrupt edge selection register 2-26 Fig. 2.3.8 Structure of Interrupt request register 1 2-27 Fig. 2.3.9 Structure of Interrupt control register 1 2-27 Fig. 2.3.10 Serial I/O connection examples (1) 2-28 Fig. 2.3.11 Serial I/O connection examples (2) 2-29 Fig. 2.3.12 Setting of Serial I/O transfer data format 2-30 Fig. 2.3.13 Connection diagram [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.15 Setting of related registers at a transmitting side [Communication using a clock synchronous serial I/O] 2-32 Fig. 2.3.16 Setting of related registers at a receiving side 2-33 Fig. 2.3.17 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O] 2-33 Fig. 2.3.18 Control procedure at a receiving side[Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.19 Connection diagram [Output of serial data] 2-36 Fig. 2.3.20 Timing chart [Output of serial data] 2-37 Fig. 2.3.23 Control procedure of serial I/O [Cutput of serial data] 2-37 Fig. 2.3.24 Connection diagram [Output of serial data] 2-37 Fig. 2.3.25 Setting of serial I/O transmission data [Output of serial data] 2-37 Fig. 2.3.24 Connection diagram [Cyc	Fig. 2.3.5 Structure of UART control register	2-25
Fig. 2.3.8 Structure of Interrupt request register 1 2-27 Fig. 2.3.9 Structure of Interrupt control register 1 2-27 Fig. 2.3.10 Serial I/O connection examples (1) 2-28 Fig. 2.3.11 Serial I/O connection examples (2) 2-29 Fig. 2.3.12 Setting of Serial I/O transfer data format 2-30 Fig. 2.3.13 Connection diagram [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.15 Setting of related registers at a transmitting side [Communication using a clock synchronous serial I/O] 2-32 Fig. 2.3.16 Setting of related registers at a receiving side 2-33 Fig. 2.3.17 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.18 Control procedure at a receiving side[Communication using a clock synchronous serial I/O] 2-35 Fig. 2.3.18 Control procedure at a receiving side[Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.19 Connection diagram [Output of serial data] 2-36 Fig. 2.3.20 Timing chart [Output of serial data] 2-37 Fig. 2.3.21 Setting of serial I/O related registers [Output of serial data] 2-37 Fig. 2.3.22 Setting of serial I/O transmission data [Output of serial data] 2-37 Fig. 2.3.23 Control procedure of serial I/O [Output of serial data] 2-37	Fig. 2.3.6 Structure of Baud rate generator	2-26
Fig. 2.3.9 Structure of Interrupt control register 1 2-27 Fig. 2.3.10 Serial I/O connection examples (1) 2-28 Fig. 2.3.11 Serial I/O connection examples (2) 2-29 Fig. 2.3.12 Setting of Serial I/O transfer data format 2-30 Fig. 2.3.13 Connection diagram [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.14 Timing chart [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.15 Setting of related registers at a transmitting side [Communication using a clock synchronous serial I/O] 2-32 Fig. 2.3.15 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O] 2-33 Fig. 2.3.17 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.18 Control procedure at a receiving side[Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.19 Connection diagram [Output of serial data] 2-36 Fig. 2.3.20 Timing chart [Output of serial data] 2-37 Fig. 2.3.21 Setting of serial I/O related registers [Output of serial data] 2-37 Fig. 2.3.22 Setting of serial I/O transmission data [Output of serial data] 2-37 Fig. 2.3.23 Control procedure of serial I/O [Output of serial data] 2-38 Fig. 2.3.24 Connection diagram	Fig. 2.3.7 Structure of Interrupt edge selection register	2-26
Fig. 2.3.10 Serial I/O connection examples (1) 2-28 Fig. 2.3.11 Serial I/O connection examples (2) 2-29 Fig. 2.3.12 Setting of Serial I/O transfer data format 2-30 Fig. 2.3.13 Connection diagram [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.14 Timing chart [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.15 Setting of related registers at a transmitting side [Communication using a clock synchronous serial I/O] 2-32 Fig. 2.3.16 Setting of related registers at a receiving side [Communication using a clock synchronous serial I/O] 2-33 Fig. 2.3.17 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.18 Control procedure at a receiving side[Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.18 Control procedure at a receiving side[Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.20 Timing chart [Output of serial data] 2-36 Fig. 2.3.21 Setting of serial I/O related registers [Output of serial data] 2-37 Fig. 2.3.22 Setting of serial I/O related registers [Output of serial data] 2-37 Fig. 2.3.23 Control procedure of serial I/O [Output of serial data] 2-37 Fig. 2.3.24 Connection diagram [Cyclic transmission or reception of block data		
Fig. 2.3.10 Serial I/O connection examples (1) 2-28 Fig. 2.3.11 Serial I/O connection examples (2) 2-29 Fig. 2.3.12 Setting of Serial I/O transfer data format 2-30 Fig. 2.3.13 Connection diagram [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.14 Timing chart [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.15 Setting of related registers at a transmitting side [Communication using a clock synchronous serial I/O] 2-32 Fig. 2.3.16 Setting of related registers at a receiving side [Communication using a clock synchronous serial I/O] 2-33 Fig. 2.3.17 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.18 Control procedure at a receiving side[Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.18 Control procedure at a receiving side[Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.20 Timing chart [Output of serial data] 2-36 Fig. 2.3.21 Setting of serial I/O related registers [Output of serial data] 2-37 Fig. 2.3.22 Setting of serial I/O related registers [Output of serial data] 2-37 Fig. 2.3.23 Control procedure of serial I/O [Output of serial data] 2-37 Fig. 2.3.24 Connection diagram [Cyclic transmission or reception of block data	Fig. 2.3.9 Structure of Interrupt control register 1	2-27
Fig. 2.3.12 Setting of Serial I/O transfer data format 2-30 Fig. 2.3.13 Connection diagram [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.14 Timing chart [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.15 Setting of related registers at a transmitting side [Communication using a clock synchronous serial I/O] 2-32 Fig. 2.3.16 Setting of related registers at a receiving side [Communication using a clock synchronous serial I/O] 2-33 Fig. 2.3.16 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.17 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.17 Control procedure at a receiving side[Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.18 Control procedure at a receiving side[Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.19 Connection diagram [Output of serial data] 2-36 Fig. 2.3.20 Timing chart [Output of serial data] 2-37 Fig. 2.3.21 Setting of serial I/O related registers [Output of serial data] 2-37 Fig. 2.3.22 Control procedure of serial I/O [Output of serial data] 2-38 Fig. 2.3.24 Connection diagram [Cyclic transmission or reception of block data between microcomputers] 2-39 Fig. 2.3.25 Timing chart [Cyc		
Fig. 2.3.13 Connection diagram [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.14 Timing chart [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.15 Setting of related registers at a transmitting side [Communication using a clock synchronous serial I/O] 2-32 Fig. 2.3.16 Setting of related registers at a receiving side [Communication using a clock synchronous serial I/O] 2-33 Fig. 2.3.17 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.18 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.18 Control procedure at a receiving side[Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.19 Connection diagram [Output of serial data] 2-36 Fig. 2.3.20 Timing chart [Output of serial data] 2-36 Fig. 2.3.21 Setting of serial I/O related registers [Output of serial data] 2-37 Fig. 2.3.22 Setting of serial I/O transmission data [Output of serial data] 2-38 Fig. 2.3.23 Control procedure of serial I/O [Output of serial data] 2-38 Fig. 2.3.24 Connection diagram [Cyclic transmission or reception of block data between microcomputers] 2-39 Fig. 2.3.25 Timing chart [Cyclic transmission or reception of block data between microcomputers]	Fig. 2.3.11 Serial I/O connection examples (2)	2-29
Fig. 2.3.14 Timing chart [Communication using a clock synchronous serial I/O] 2-31 Fig. 2.3.15 Setting of related registers at a transmitting side [Communication using a clock synchronous serial I/O] 2-32 Fig. 2.3.16 Setting of related registers at a receiving side [Communication using a clock synchronous serial I/O] 2-33 Fig. 2.3.17 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.18 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O] 2-35 Fig. 2.3.19 Connection diagram [Output of serial data] 2-36 Fig. 2.3.20 Timing chart [Output of serial data] 2-36 Fig. 2.3.21 Setting of serial I/O related registers [Output of serial data] 2-37 Fig. 2.3.22 Setting of serial I/O transmission data [Output of serial data] 2-38 Fig. 2.3.23 Control procedure of serial I/O [Output of serial data] 2-38 Fig. 2.3.24 Connection diagram [Cyclic transmission or reception of block data between microcomputers] 2-39 Fig. 2.3.25 Timing chart [Cyclic transmission or reception of block data between microcomputers] 2-40 Fig. 2.3.26 Setting of related registers [Cyclic transmission or reception of block data between microcomputers] 2-40 Fig. 2.3.26 Control in the master unit 2-41	Fig. 2.3.12 Setting of Serial I/O transfer data format	2-30
Fig. 2.3.15 Setting of related registers at a transmitting side [Communication using a clock synchronous serial I/O] 2-32 Fig. 2.3.16 Setting of related registers at a receiving side [Communication using a clock synchronous serial I/O] 2-33 Fig. 2.3.17 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.18 Control procedure at a receiving side[Communication using a clock synchronous serial I/O] 2-35 Fig. 2.3.18 Control procedure at a receiving side[Communication using a clock synchronous serial I/O] 2-36 Fig. 2.3.20 Timing chart [Output of serial data] 2-36 Fig. 2.3.21 Setting of serial I/O related registers [Output of serial data] 2-37 Fig. 2.3.22 Setting of serial I/O transmission data [Output of serial data] 2-38 Fig. 2.3.23 Control procedure of serial I/O [Output of serial data] 2-38 Fig. 2.3.24 Connection diagram [Cyclic transmission or reception of block data between microcomputers] 2-39 Fig. 2.3.25 Timing chart [Cyclic transmission or reception of block data between microcomputers] 2-40 Fig. 2.3.27 Control in the master unit 2-41 Fig. 2.3.28 Control in the slave unit 2-42 Fig. 2.3.29 Connection diagram [Communication using UART] 2-43	Fig. 2.3.13 Connection diagram [Communication using a clock synchronous serial I/O]	2-31
[Communication using a clock synchronous serial I/O]2-32Fig. 2.3.16 Setting of related registers at a receiving side [Communication using a clock synchronous serial I/O]2-33Fig. 2.3.17 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O]2-34Fig. 2.3.18 Control procedure at a receiving side[Communication using a clock synchronous serial I/O]2-35Fig. 2.3.19 Connection diagram [Output of serial data]2-36Fig. 2.3.20 Timing chart [Output of serial data]2-36Fig. 2.3.21 Setting of serial I/O related registers [Output of serial data]2-37Fig. 2.3.22 Setting of serial I/O transmission data [Output of serial data]2-38Fig. 2.3.24 Connection diagram [Cyclic transmission or reception of block data between microcomputers]2-39Fig. 2.3.25 Timing chart [Cyclic transmission or reception of block data between microcomputers]2-40Fig. 2.3.26 Setting of related registers [Cyclic transmission or reception of block data between microcomputers]2-40Fig. 2.3.27 Control in the master unit2-41Fig. 2.3.28 Control in the slave unit2-42Fig. 2.3.29 Connection diagram [Communication using UART]2-43	Fig. 2.3.14 Timing chart [Communication using a clock synchronous serial I/O]	2-31
Fig. 2.3.16 Setting of related registers at a receiving side [Communication using a clock synchronous serial I/O] 2-33 Fig. 2.3.17 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.18 Control procedure at a receiving side[Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.18 Control procedure at a receiving side[Communication using a clock synchronous serial I/O] 2-35 Fig. 2.3.19 Connection diagram [Output of serial data] 2-36 Fig. 2.3.20 Timing chart [Output of serial data] 2-36 Fig. 2.3.21 Setting of serial I/O related registers [Output of serial data] 2-37 Fig. 2.3.22 Setting of serial I/O transmission data [Output of serial data] 2-37 Fig. 2.3.23 Control procedure of serial I/O [Output of serial data] 2-38 Fig. 2.3.24 Connection diagram [Cyclic transmission or reception of block data between microcomputers] 2-39 Fig. 2.3.25 Timing chart [Cyclic transmission or reception of block data between microcomputers] 2-40 Fig. 2.3.26 Setting of related registers [Cyclic transmission or reception of block data between microcomputers] 2-40 Fig. 2.3.27 Control in the master unit 2-41 2-42 2-42 Fig. 2.3.29 Connection diagram [Communication using UART] 2-42 2-42 <td>Fig. 2.3.15 Setting of related registers at a transmitting side</td> <td></td>	Fig. 2.3.15 Setting of related registers at a transmitting side	
[Communication using a clock synchronous serial I/O]2-33Fig. 2.3.17 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O]2-34Fig. 2.3.18 Control procedure at a receiving side[Communication using a clock synchronous serial I/O]2-35Fig. 2.3.19 Connection diagram [Output of serial data]2-36Fig. 2.3.20 Timing chart [Output of serial data]2-36Fig. 2.3.21 Setting of serial I/O related registers [Output of serial data]2-37Fig. 2.3.22 Setting of serial I/O transmission data [Output of serial data]2-38Fig. 2.3.23 Control procedure of serial I/O [Output of serial data]2-38Fig. 2.3.24 Connection diagram [Cyclic transmission or reception of block data between microcomputers]2-39Fig. 2.3.25 Timing chart [Cyclic transmission or reception of block data between microcomputers]2-40Fig. 2.3.27 Control in the master unit2-41Fig. 2.3.28 Control in the slave unit2-42Fig. 2.3.29 Connection diagram [Communication using UART]2-42	[Communication using a clock synchronous serial I/O]	2-32
Fig. 2.3.17 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O] 2-34 Fig. 2.3.18 Control procedure at a receiving side[Communication using a clock synchronous serial I/O] 2-35 Fig. 2.3.19 Connection diagram [Output of serial data] 2-36 Fig. 2.3.20 Timing chart [Output of serial data] 2-36 Fig. 2.3.21 Setting of serial I/O related registers [Output of serial data] 2-37 Fig. 2.3.22 Setting of serial I/O transmission data [Output of serial data] 2-37 Fig. 2.3.23 Control procedure of serial I/O [Output of serial data] 2-38 Fig. 2.3.24 Connection diagram [Cyclic transmission or reception of block data between microcomputers] 2-39 Fig. 2.3.25 Timing chart [Cyclic transmission or reception of block data between microcomputers] 2-39 Fig. 2.3.26 Setting of related registers [Cyclic transmission or reception of block data between microcomputers] 2-39 Fig. 2.3.26 Setting of related registers [Cyclic transmission or reception of block data between microcomputers] 2-40 Fig. 2.3.27 Control in the master unit 2-41 Fig. 2.3.28 Control in the slave unit 2-42 Fig. 2.3.29 Connection diagram [Communication using UART] 2-43	Fig. 2.3.16 Setting of related registers at a receiving side	
[Communication using a clock synchronous serial I/O]2-34Fig. 2.3.18 Control procedure at a receiving side[Communication using a clock synchronous serial I/O]2-35Fig. 2.3.19 Connection diagram [Output of serial data]2-36Fig. 2.3.20 Timing chart [Output of serial data]2-36Fig. 2.3.21 Setting of serial I/O related registers [Output of serial data]2-37Fig. 2.3.22 Setting of serial I/O transmission data [Output of serial data]2-37Fig. 2.3.23 Control procedure of serial I/O [Output of serial data]2-38Fig. 2.3.24 Connection diagram2-38Fig. 2.3.25 Timing chart [Cyclic transmission or reception of block data between microcomputers]2-39Fig. 2.3.26 Setting of related registers[Cyclic transmission or reception of block data between microcomputers]2-30Fig. 2.3.27 Control in the master unit2-41Fig. 2.3.28 Control in the slave unit2-42Fig. 2.3.29 Connection diagram [Communication using UART]2-43	[Communication using a clock synchronous serial I/O]	2-33
Fig. 2.3.18 Control procedure at a receiving side[Communication using a clock synchronous serial I/O] . 2-35 Fig. 2.3.19 Connection diagram [Output of serial data]	Fig. 2.3.17 Control procedure at a transmitting side	
Fig. 2.3.18 Control procedure at a receiving side[Communication using a clock synchronous serial I/O] . 2-35 Fig. 2.3.19 Connection diagram [Output of serial data]	[Communication using a clock synchronous serial I/O]	2-34
Fig. 2.3.20 Timing chart [Output of serial data] 2-36 Fig. 2.3.21 Setting of serial I/O related registers [Output of serial data] 2-37 Fig. 2.3.22 Setting of serial I/O transmission data [Output of serial data] 2-37 Fig. 2.3.23 Control procedure of serial I/O [Output of serial data] 2-38 Fig. 2.3.24 Connection diagram [Cyclic transmission or reception of block data between microcomputers] 2-39 Fig. 2.3.25 Timing chart [Cyclic transmission or reception of block data between microcomputers] 2-40 Fig. 2.3.26 Setting of related registers [Cyclic transmission or reception of block data between microcomputers] 2-40 Fig. 2.3.26 Control in the master unit 2-41 2-41 2-42 Fig. 2.3.29 Connection diagram [Communication using UART] 2-42		
Fig. 2.3.21 Setting of serial I/O related registers [Output of serial data]	Fig. 2.3.19 Connection diagram [Output of serial data]	2-36
Fig. 2.3.22 Setting of serial I/O transmission data [Output of serial data]	Fig. 2.3.20 Timing chart [Output of serial data]	2-36
Fig. 2.3.23 Control procedure of serial I/O [Output of serial data] 2-38 Fig. 2.3.24 Connection diagram [Cyclic transmission or reception of block data between microcomputers] 2-39 Fig. 2.3.25 Timing chart [Cyclic transmission or reception of block data between microcomputers] 2-40 Fig. 2.3.26 Setting of related registers [Cyclic transmission or reception of block data between microcomputers] 2-40 Fig. 2.3.27 Control in the master unit 2-41 2-41 Fig. 2.3.28 Control in the slave unit 2-42 Fig. 2.3.29 Connection diagram [Communication using UART] 2-43	Fig. 2.3.21 Setting of serial I/O related registers [Output of serial data]	2-37
Fig. 2.3.24 Connection diagram [Cyclic transmission or reception of block data between microcomputers] 2-39 Fig. 2.3.25 Timing chart [Cyclic transmission or reception of block data between microcomputers]	Fig. 2.3.22 Setting of serial I/O transmission data [Output of serial data]	2-37
Fig. 2.3.24 Connection diagram [Cyclic transmission or reception of block data between microcomputers] 2-39 Fig. 2.3.25 Timing chart [Cyclic transmission or reception of block data between microcomputers]	Fig. 2.3.23 Control procedure of serial I/O [Output of serial data]	2-38
Fig. 2.3.25 Timing chart [Cyclic transmission or reception of block data between microcomputers]2-40 Fig. 2.3.26 Setting of related registers [Cyclic transmission or reception of block data between microcomputers]. 2-40 Fig. 2.3.27 Control in the master unit		
Fig. 2.3.26 Setting of related registers [Cyclic transmission or reception of block data between microcomputers]. 2-40 Fig. 2.3.27 Control in the master unit	[Cyclic transmission or reception of block data between microcomputers]	2-39
[Cyclic transmission or reception of block data between microcomputers] . 2-40 Fig. 2.3.27 Control in the master unit	Fig. 2.3.25 Timing chart [Cyclic transmission or reception of block data between microcomputers]	. 2-40
Fig. 2.3.27 Control in the master unit2-41Fig. 2.3.28 Control in the slave unit2-42Fig. 2.3.29 Connection diagram [Communication using UART]2-43		
Fig. 2.3.28 Control in the slave unit2-42Fig. 2.3.29 Connection diagram [Communication using UART]2-43		
Fig. 2.3.28 Control in the slave unit2-42Fig. 2.3.29 Connection diagram [Communication using UART]2-43		
Fig. 2.3.30 Timing chart [Communication using LIART] 2-43	Fig. 2.3.29 Connection diagram [Communication using UART]	2-43
rig. 2.0.00 rinning chart [Oorinnanication using Ovirt1]	Fig. 2.3.30 Timing chart [Communication using UART]	2-43

List of figures

Fig. Fig.	 2.3.31 Setting of related registers at a transmitting side [Communication using UART] 2.3.32 Setting of related registers at a receiving side [Communication using UART] 2.3.33 Control procedure at a transmitting side [Communication using UART] 2.3.34 Control procedure at a receiving side [Communication using UART] 	. 2-46 2-47
Fig. Fig. Fig. Fig. Fig.	 2.4.1 Memory map of processor mode related register	2-49 2-50 2-51 2-51 2-52
	2.5.1 Example of Poweron reset circuit 2.5.2 RAM back-up system	

List of figures

CHAPTER 3 APPENDIX

Fig. 3.1.1 Circuit for measuring output switching characteristics	. 3-11
Fig. 3.1.2 Timing diagram (in single-chip mode)	. 3-12
Fig. 3.1.3 Timing diagram (in memory expansion mode and microprocessor mode) (1)	3-13
Fig. 3.1.4 Timing diagram (in memory expansion mode and microprocessor mode) (2)	3-14
Fig. 3.2.1 Power source current characteristic example	
Fig. 3.2.2 Power source current characteristic example (in wait mode)	
Fig. 3.2.3 Standard characteristic example of CMOS output port at P-channel drive(1)	
Fig. 3.2.4 Standard characteristic example of CMOS output port at P-channel drive(2)	
Fig. 3.2.5 Standard characteristic example of CMOS output port at N-channel drive(1)	
Fig. 3.2.6 Standard characteristic example of CMOS output port at N-channel drive(2)	3-17
Fig. 3.3.1 Structure of interrupt control register 2	. 3-18
Fig. 3.4.1 Wiring for the RESET pin	. 3-24
Fig. 3.4.2 Wiring for clock I/O pins	
Fig. 3.4.3 Wiring for the VPP pin of the One Time PROM and the EPROM version	
Fig. 3.4.4 Bypass capacitor across the Vss line and the Vcc line	
Fig. 3.4.5 Wiring for a large current signal line	
Fig. 3.4.6 Wiring to a signal line where potential levels change frequently	
Fig. 3.4.7 Stepup for I/O ports	. 3-26
Fig. 3.4.8 Watchdog timer by software	. 3-27
Fig. 3.5.1 Structure of Port Pi (i=0, 1, 2, 3, 4, 5, 6, 7)	2 20
Fig. 3.5.2 Structure of Port Pi direction register (i=0, 1, 2, 3, 4, 5, 6, 7)	
Fig. 3.5.3 Structure of Transmit/Receive buffer register	
Fig. 3.5.4 Structure of Serial I/O status register	
Fig. 3.5.5 Structure of Serial I/O control register	
Fig. 3.5.6 Structure of UART control register	
Fig. 3.5.7 Structure of Baud rate generator	
Fig. 3.5.8 Structure of Prescaler 12, Prescaler X, Prescaler Y	
Fig. 3.5.9 Structure of Timer 1	
Fig. 3.5.10 Structure of Timer 2, Timer X, Timer Y	
Fig. 3.5.11 Structure of Timer XY mode register	
Fig. 3.5.12 Structure of Interrupt edge selection register	
Fig. 3.5.13 Structure of CPU mode register	
Fig. 3.5.14 Structure of Interrupt request register 1	
Fig. 3.5.15 Structure of Interrupt request register 2	
Fig. 3.5.16 Structure of Interrupt control register 1	
Fig. 3.5.17 Structure of Interrupt control register 2	
	0.00

List of tables

CHAPTER 1 HARDWARE

Table 1 Pin description	1-5
Table 2 List of supported products	1-8
Table 3 List of supported products (Extended operating temperature version)	1-9
Table 4 Push and pop instructions of accumulator or processor status register	1-11
Table 5 Set and clear instructions of each bit of processor status register	1-12
Table 6 List of I/O port functions	1-16
Table 7 Interrupt vector addresses and priority	1-18
Table 8 Functions of ports in memory expansion mode and microprocessor mode	1-29
Table 9 Programming adapter	1-32
Table 10 Interrupt sources, vector addresses and interrupt priority	1-33

CHAPTER 2 APPLICATION

Table 2.1.1 Handling of unused pins (in single-chip mode)	2-4
Table 2.1.2 Handling of unused pins (in memory expansion mode and microprocessor mode)	2-4
Table 2.2.1 Function of CNTR0/CNTR1 edge switch bit	2-8
Table 2.3.1 Setting examples of Baud rate generator values and transfer bit rate values	2-44

CHAPTER 3 APPENDIX

Table 3.1.1 Absolute maximum ratings	. 3-2
Table 3.1.2 Recommended operating conditions	. 3-2
Table 3.1.3 Electrical characteristics	3-3
Table 3.1.4 Timing requirements (1)	
Table 3.1.5 Timing requirements (2)	3-4
Table 3.1.6 Switching characteristics (1)	3-5
Table 3.1.7 Switching characteristics (2)	. 3-5
Table 3.1.8 Timing requirements in memory expansion mode and microprocessor mode (1)	. 3-6
Table 3.1.9 Switching characteristics in memory expansion mode and microprocessor mode (1)	. 3-6
Table 3.1.10 Timing requirements in memory expansion mode and microprocessor mode (2)	. 3-7
Table 3.1.11 Switching characteristics in memory expansion mode and microprocessor mode (2)	. 3-7
Table 3.1.12 Absolute maximum ratings (Extended operating temperature version)	3-8
Table 3.1.13 Recommended operating conditions (Extended operating temperature version)	3-8
Table 3.1.14 Electrical characteristics (Extended operating temperature version)	. 3-9
Table 3.1.15 Timing requirements (Extended operating temperature version)	3-10
Table 3.1.16 Switching characteristics (Extended operating temperature version)	3-10
Table 3.1.17 Timing requirements in memory expansion mode and microprocessor mode	
(Extended operating temperature version)	3-11
Table 3.1.18 Switching characteristics in memory expansion mode and microprocessor m	node
(Extended operating temperature version)	3-11

Table	3.3.1	Programming adapter	3-22
		Setting of programming adapter switch	
Table	3.3.3	Setting of PROM programmer address	3-23
Table	3.5.1	Function of CNTR0/CNTR1 edge switch bit	3-33

totannounced

CHAPTER 1 HARDWARE

DESCRIPTION FEATURES **APPLICATIONS** PIN CONFIGURATION FUNCTIONAL BLOCK PIN DESCRIPTION PART NUMBERING **GROUP EXPANSION** FUNCTIONAL DESCRIPTION NOTES ON PROGRAMMING DATA REQUIRED FOR MASK ORDERS ROM PROGRAMMING METHOD FUNCTIONAL DESCRIPTION SUPPLEMENT

DESCRIPTION/FEATURES/APPLICATIONS/PIN CONFIGURATION

DESCRIPTION

The 3800 group is the 8-bit microcomputer based on the 740 family core technology.

The 3800 group is designed for office automation equipment, household appliances and include four timers, serial I/O function. The various microcomputers in the 3800 group include variations of internal memory size and packaging. For details, refer to the section on part numbering.

For details on availability of microcomputers in the 3800 group, refer to the section on group expansion.

FEATURES

Basic machine-language instructions
• The minimum instruction execution time 0.5 μs
(at 8 MHz oscillation frequency)
 Memory size


ROM	8 K to 32 K bytes
RAM	
• Programmable input/output ports .	
Interrupts	15 sources, 15 vectors
•Timers	
•Serial I/O8-bit X 1	(UART or Clock-synchronized)
Clock generating circuit	Internal feedback resistor
ferrare at the sector and second second second	ten en en enter en estel e e elleten)

(connect to external ceramic resonator or quartz-crystal oscillator)

- Memory expansion possible
- Operating temperature range –20 to 85°C (Extended operating temperature version : –40 to 85°C)

APPLICATIONS

Office automation, factory automation, household appliances, and other consumer applications, etc.





PIN CONFIGURATION





Fig. 2 Pin configuration of M38002M4-XXXSP

FUNCTIONAL BLOCK

FUNCTIONAL BLOCK



PIN DESCRIPTION

Table 1. Pin description

Pin	Name	Function	Function except a port function			
Vcc	Power source	Apply voltage of 3.0 V to 5.5 V to Vcc, and 0 V to Vss. (Extended operating temperature version : 4.0 V to 5.5 V)				
Vss		(Extended operating temperature version : 4.0 V	to 5.5 V)			
CNVss	CNVss	 This pin controls the operation mode of the chip. Normally connected to Vss. If this pin is connected to Vcc, the internal ROM is inhibited and external memory is accessed. 				
RESET	Reset input	Reset input pin for active "L"				
Xin	Clock input	 Input and output signals for the internal clock generating circuit. Connect a ceramic resonator or quartz-crystal oscillator between the XIN and XOUT pins to set the 				
Хоит	Clock output	 oscillation frequency. If an external clock is used, connect the clock source to the XIN pin and leave the XOUT pin open. The clock is used as the oscillating source of system clock. 				
P00 - P07	I/O port P0	• 8 bit CMOS I/O port				
P10 – P17	I/O port P1	 I/O direction register allows each pin to be individually programmed as either input or output. At reset this port is set to input mode. In modes other than single-chip, these pins are used as address, data, and control bus I/O pins. CMOS compatible input level CMOS 3-state output structure 				
P20 – P27	I/O port P2					
P30 – P37	I/O port P3	CMOS 3-state output structure				
P40, P41	I/O port P4	• 8-bit CMOS I/O port with the same function as port P0 • CMOS compatible input level • CMOS 3-state output structure • External interrupt input pins				
P42/INT0, P43/INT1						
P44/RxD, P45/TxD, P46/ <u>Sclk,</u> P47/ S RDY			• Serial I/O I/O pins			
P50/INT2 – P53/INT5	I/O port P5	8-bit CMOS I/O port with the same function as port P0 O	• External interrupt input pins			
P54/CNTR0, P55/CNTR1		CMOS compatible input level CMOS 3-state output structure Timer X and Timer Y I/O pins				
P56, P57						
P60 – P67	I/O port P6	8-bit CMOS I/O port with the same function as port P0 CMOS compatible input level CMOS 3-state output structure				
P70, P71	I/O port P7	2-bit CMOS I/O port with the same function as port P0 CMOS compatible input level CMOS 3-state output structure				

PART NUMBERING

PART NUMBERING




Fig. 4 Part numbering

GROUP EXPANSION

GROUP EXPANSION

Mitsubishi plans to expand the 3800 group as follows:

(1)	Support for mask ROM, One Time PROM, EPROM,
	and external ROM versions
	ROM/PROM capacity
	RAM capacity

(2) Packages

64P4B	Shrink plastic molded DIP
64P6N-A	0.8 mm pitch plastic molded QFP
64P6D-A	0.5 mm pitch plastic molded QFP
64S1B	Shrink ceramic DIP (EPROM version)
64D0	. 0.8 mm pitch ceramic LCC (EPROM version)




Fig. 5 Memory expansion plan

GROUP EXPANSION

Currently supported products are listed below.

Table 2. List of supported products

As of September 1995

Product	(P) ROM size (bytes) ROM size for User in ()	RAM size (bytes)	Package	Remarks
M38002M2-XXXSP				Mask ROM version
/38002E2-XXXSP		384	64P4B	One Time PROM version
//38002E2SP	8192			One Time PROM version (blank)
M38002M2-XXXFP	(8062)		64P6N-A	Mask ROM version
M38002E2-XXXFP				One Time PROM version
M38002E2FP				One Time PROM version (blank)
M38002M4-XXXSP				Mask ROM version
M38002E4-XXXSP			64P4B	One Time PROM version
M38002E4SP				One Time PROM version (blank)
M38002E4SS	16384	204	64S1B-E	EPROM version
M38002M4-XXXFP	(16254)	384		Mask ROM version
M38002E4-XXXFP			64P6N-A	One Time PROM version
M38002E4FP				One Time PROM version (blank)
M38002E4FS			64D0	EPROM version
M38003M6-XXXSP		512	64P4B	Mask ROM version
M38003M6-XXXFP	24576 (24446)		64P6N-A	Mask ROM version
M38003M6-XXXHP	(24440)		64P6D-A	Mask ROM version
M38004M8-XXXSP			64P4B	Mask ROM version
M38004E8-XXXSP				One Time PROM version
M38004E8SP				One Time PROM version (blank)
M38004E8SS	32768	0.40	64S1B-E	EPROM version
M38004M8-XXXFP	(32638)	640	64P6N-A	Mask ROM version
M38004E8-XXXFP				One Time PROM version
M38004E8FP				One Time PROM version (blank)
M38004E8FS			64D0	EPROM version
M38002SSP	0		64P4B	External ROM type
M38002SFP	0	384	64P6N-A	External ROM type

GROUP EXPANSION

GROUP EXPANSION (EXTENDED OPERATING TEMPERATURE VERSION)

Mitsubishi plans to expand the 3800 group (extended operating temperature version) as follows:

- (2) Packages 64P4BShrink Plastic molded DIP 64P6N-A.....0.8 mm pitch plastic molded QFP




Fig. 6 Memory expansion plan (Extended operating temperature version)

Currently supported products are listed below.

Table 3. List of supported products (Extended operating temperature version)

As	of	Sep	tem	ber	1995	5
70	~	ocp		NOI		-

Product name	(P) ROM size (bytes) ROM size for User in ()	RAM size (bytes)	Package	Remarks
M38002M2DXXXSP	8192	204	64P4B	Mask ROM version
M38002M2DXXXFP	(8062)	384	64P6N-A	Mask ROM version
M38002M4DXXXSP	16384 (16254)	384	64P4B	Mask ROM version
M38002E4DXXXSP				One Time PROM version
M38002E4DSP				One Time PROM version (blank)
M38002M4DXXXFP			64P6N-A	Mask ROM version
M38002E4DXXXFP				One Time PROM version
M38002E4DFP				One Time PROM version (blank)
M38004M8DXXXSP	32768	1024	64P4B	Mask ROM version
M38004M8DXXXFP	(32638)		64P6N-A	Mask ROM version

FUNCTIONAL DESCRIPTION

FUNCTIONAL DESCRIPTION Central Processing Unit (CPU)

The 3800 group uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine instructions or the SERIES 740 <Software> User's Manual for details on the instruction set.

Machine-resident 740 family instructions are as follows:

The FST and SLW instruction cannot be used.

The STP, WIT, MUL, and DIV instruction can be used. The central processing unit (CPU) has the six registers.

Accumulator (A)

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator.

Index register X (X), Index register Y (Y)

Both index register X and index register Y are 8-bit registers. In the index addressing modes, the value of the OPERAND is added to the contents of register X or register Y and specifies the real address.

When the T flag in the processor status register is set to "1", the value contained in index register X becomes the address for the second OPERAND.

Stack pointer (S)

The stack pointer is an 8-bit register used during subroutine calls and interrupts. The stack is used to store the current address data and processor status when branching to subroutines or interrupt routines.

The lower eight bits of the stack address are determined by the contents of the stack pointer. The upper eight bits of the stack address are determined by the Stack Page Selection Bit. If the Stack Page Selection Bit is "0", then the RAM in the zero page is used as the stack area. If the Stack Page Selection Bit is "1", then RAM in page 1 is used as the stack area.

The Stack Page Selection Bit is located in the SFR area in the zero page. Note that the initial value of the Stack Page Selection Bit varies with each microcomputer type. Also some microcomputer types have no Stack Page Selection Bit and the upper eight bits of the stack address are fixed.

The operations of pushing register contents onto the stack and popping them from the stack are shown in Fig. 8.

Program counter (PC)

The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.




Fig. 7 740 Family CPU register structure

FUNCTIONAL DESCRIPTION




Fig. 8 Register push and pop at interrupt generation and subroutine call

	Push instruction to stack	Pop instruction from stack
Accumulator	PHA	PLA
Processor status register	PHP	PLP

FUNCTIONAL DESCRIPTION

Processor status register (PS)

The processor status register is an 8-bit register consisting of flags which indicate the status of the processor after an arithmetic operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.

After reset, the Interrupt disable (I) flag is set to "1", but all other flags are undefined. Since the Index X mode (T) and Decimal mode (D) flags directly affect arithmetic operations, they should be initialized in the beginning of a program.

(1) Carry flag (C) The C flag conta

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

(2) Zero flag (Z)

The Z flag is set if the result of an immediate arithmetic operation or a data transfer is "0", and cleared if the result is anything other than "0".

(3) Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction.

Interrupts are disabled when the I flag is "1".

When an interrupt occurs, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is serviced.

(4) Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1". Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.

(5) Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always "0". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to "1". The saved processor status is the only place where the break flag is ever set.

(6) Index X mode flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory, e.g. the results of an operation between two memory locations is stored in the accumulator. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations, i.e. between memory and memory, memory and I/O, and I/O and I/O. In this case, the result of an arithmetic operation performed on data in memory location 1 and memory location 2 is stored in memory location 1. The address of memory location 1 is specified by index register X, and the address of memory location 2 is specified by normal addressing modes.

(7) Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds + 127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

(8) Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 5.	Set and	clear instruct	ions of each	bit of	processor	status register
----------	---------	----------------	--------------	--------	-----------	-----------------

	C flag	Z flag	l flag	D flag	B flag	T flag	V flag	N flag
Set instruction	SEC		SEI	SED	—	SET	_	-
Clear instruction	CLC	_	CLI	CLD	_	CLT	CLV	

FUNCTIONAL DESCRIPTION

CPU mode register

The CPU mode register is allocated at address 003B16. The CPU mode register contains the stack page selection bit.




Fig. 9 Structure of CPU mode register

FUNCTIONAL DESCRIPTION

Memory

Special function register (SFR) area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

Interrupt vector area

The interrupt vector area contains reset and interrupt vectors.

Zero page

The 256 bytes from addresses 000016 to 00FF16 are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special page

The 256 bytes from addresses FF0016 to FFFF16 are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.




Fig. 10 Memory map diagram

FUNCTIONAL DESCRIPTION

000016	Port P0 (P0)	002016	Prescaler 12 (PRE12)
000116	Port P0 direction register (P0D)	002116	Timer 1 (T1)
000216	Port P1 (P1)	002216	Timer 2 (T2)
000316	Port P1 direction register (P1D)	002316	Timer XY mode register (TM)
000416	Port P2 (P2)	002416	Prescaler X (PREX)
000516	Port P2 direction register (P2D)	002516	Timer X (TX)
000616	Port P3 (P3)	002616	Prescaler Y (PREY)
000716	Port P3 direction register (P3D)	002716	Timer Y (TY)
000816	Port P4 (P4)	002816	
000916	Port P4 direction register (P4D)	002916	
000A16	Port P5 (P5)	002A16	
000B16	Port P5 direction register (P5D)	002B16	
000C16	Port P6 (P6)	002C16	
000D16	Port P6 direction register (P6D)	002D16	
000E16	Port P7 (P7)	002E16	
000F16	Port P7 direction register (P7D)	002F16	
001016		003016	
001116		003116	
001216		003216	
001316		003316	
001416		003416	
001516		003516	
001616		003616	
001716		003716	
001816	Transmit/Receive buffer register (TB/RB)	003816	
001916	Serial I/O status register (SIOSTS)	003916	
001A16	Serial I/O control register (SIOCON)	003A16	Interrupt edge selection register (INTEDGE)
001B16	UART control register (UARTCON)	003B16	CPU mode register (CPUM)
001C16	Baud rate generator (BRG)	003C16	Interrupt request register 1(IREQ1)
001D16		003D16	Interrupt request register 2(IREQ2)
001E16		003E16	Interrupt control register 1(ICON1)
001F16		003F16	Interrupt control register 2(ICON2)

Fig. 11 Memory map of special function register (SFR)

FUNCTIONAL DESCRIPTION

I/O Ports Direction registers

The 3800 group has 58 programmable I/O pins arranged in eight I/O ports (ports P0 to P7). The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input port or output port.

When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin. If data is read from a pin which is set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

Table 6. List of I/O port functions


Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Ref.No.
P00 – P07	Port P0	Input/output, individual bits	CMOS 3-state output CMOS compatible input level	Address low-order byte output	CPU mode register	
P10 – P17	Port P1	Input/output, individual bits	CMOS 3-state output CMOS compatible input level	Address high-order byte output	CPU mode register	(1)
P20 – P27	Port P2	Input/output, individual bits	CMOS 3-state output CMOS compatible input level	Data bus I/O	CPU mode register	
P30 – P37	Port P3	Input/output, individual bits	CMOS 3-state output CMOS compatible input level	Control signal I/O	CPU mode register	
P40,P41						
P42/INT0, P43/INT1		Input/output, individual bits	CMOS 3-state output CMOS compatible input level	External interrupt input	Interrupt edge selection register	(2)
P44/RxD,	Port P4			Serial I/O function I/O	Serial I/O control register UART control register	(3)
P45/TxD,						(4)
P46/SCLK,						(5)
P47/SRDY					OAIT CONTO TEGISTER	(6)
P50/INT2, P51/INT3, P52/INT4, P53/INT5	_	Input/output,	CMOS 3-state output CMOS compatible input level	External interrupt input	Interrupt edge selection register	(2)
P54/CNTR0,	Port P5	individual bits		Timer X and Timer Y	Timer XY mode register	(7)
P55/CNTR1				function I/O		
P56,P57						
P60 – P67	Port P6	Input/output, individual bits	CMOS 3-state output CMOS compatible input level			(1)
P70, P71	Port P7	Input/output, individual bits	CMOS 3-state output CMOS compatible input level			

Note 1: For details of the functions of ports P0 to P3 in modes other than single-chip mode, and how to use double-function ports as function I/O ports, refer to the applicable sections.

2: Make sure that the input level at each pin is either 0 V or VCC during execution of the STP instruction.

When an input level is at an intermediate potential, a current will flow from VCC to VSS through the input-stage gate.

FUNCTIONAL DESCRIPTION



FUNCTIONAL DESCRIPTION

Interrupts

Interrupts occur by fifteen sources: eight external, six internal, and one software.

Interrupt control

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software.

Interrupt request bits can be cleared by software, but cannot be set by software.

The BRK instruction cannot be disabled with any flag or bit. The I (interrupt disable) flag disables all interrupts except the BRK instruction interrupt.

Interrupt operation

When an interrupt is received, the contents of the program counter and processor status register are automatically stored into the stack. The interrupt disable flag is set to inhibit other interrupts from interfering. The corresponding interrupt request bit is cleared and the interrupt jump destination address is read from the vector table into the program counter.

Notes on use

When the active edge of an external interrupt (INT₀ to INT₅, CNTR₀, or CNTR₁) is changed, the corresponding interrupt request bit may also be set. Therefore, please take following sequence;

- (1) Disable the external interrupt which is selected.
- (2) Change the active edge selection.
- (3) Clear the interrupt request bit which is selected to "0".
- (4) Enable the external interrupt which is selected.

Table 7. Interrupt vector addresses and priority

Interrupt Source	Priority	Vector Addresses (Note 1)		Interrupt Request	Remarks	
Interrupt Source	FIIOTILY	High	Low	Generating Conditions	Remarks	
Reset (Note 2)	1	FFFD16	FFFC16	At reset	Non-maskable	
ΙΝΤο	2	FFFB16	FFFA16	At detection of either rising or	External interrupt	
	2		FFFAID	falling edge of INTo input	(active edge selectable)	
INT1	3	FFF916	FFF816	At detection of either rising or	External interrupt	
				falling edge of INT1 input	(active edge selectable)	
Serial I/O	4	FFF716	FFF616	At completion of serial I/O	Valid when serial I/O is selected	
reception	4	FFF710	FFF016	data reception	valid when serial i/O is selected	
Serial I/O		FFF516		At completion of serial I/O		
transmission	5		FFF416	transfer shift or when	Valid when serial I/O is selected	
Tansmission				transmission buffer is empty		
Timer X	6	FFF316	FFF216	At timer X underflow		
Timer Y	7	FFF116	FFF016	At timer Y underflow		
Timer 1	8	FFEF16	FFEE16	At timer 1 underflow	STP release timer underflow	
Timer 2	9	FFED16	FFEC16	At timer 2 underflow		
	10	FFEB16	FFEA16	At detection of either rising or	External interrupt	
CINTRO				falling edge of CNTR0 input	(active edge selectable)	
CNTR1	11	FFE916	FFE816	At detection of either rising or	External interrupt	
CINTRI				falling edge of CNTR1 input	(active edge selectable)	
INT2	12	FFE716	FFE616	At detection of either rising or	External interrupt	
11112			FFLOID	falling edge of INT2 input	(active edge selectable)	
INT3	13	FFE516	FFE416	At detection of either rising or	External interrupt	
11113			FFE416	falling edge of INT3 input	(active edge selectable)	
INT4	14	FFE316	FFE216	At detection of either rising or	External interrupt	
IIN14				falling edge of INT4 input	(active edge selectable)	
INT5	15	FFE116	FFE016	At detection of either rising or	External interrupt	
GINI				falling edge of INT5 input	(active edge selectable)	
BRK instruction	16	FFDD16	FFDC16	At BRK instruction execution	Non-maskable software interrupt	

Note 1: Vector addresses contain interrupt jump destination addresses.

2: Reset function in the same way as an interrupt with the highest priority.

FUNCTIONAL DESCRIPTION




Fig. 13 Interrupt control




Fig. 14 Structure of interrupt-related registers

Timers

The 3800 group has four timers: timer X, timer Y, timer 1, and timer 2.

All timers are count down. When the timer reaches "0016", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When a timer underflows, the interrupt request bit corresponding to that timer is set to "1".

The division ratio of each timer or prescaler is given by 1/(n + 1), where n is the value in the corresponding timer or prescaler latch.




Fig. 15 Structure of timer XY register

Timer 1 and Timer 2

The count source of prescaler 12 is the oscillation frequency divided by 16. The output of prescaler 12 is counted by timer 1 and timer 2, and a timer underflow sets the interrupt request bit.

Timer X and Timer Y

Timer X and Timer Y can each be selected in one of four operating modes by setting the timer XY mode register.

Timer Mode

The timer counts f(XIN)/16 in timer mode.

Pulse Output Mode

Timer X (or timer Y) counts f(XIN)/16. Whenever the contents of the timer reach "0016", the signal output from the CNTR0 (or CNTR1) pin is inverted. If the CNTR0 (or CNTR1) active edge switch bit is "0", output begins at "H".

If it is "1", output starts at "L". When using a timer in this mode, set the corresponding port P54 (or port P55) direction register to output mode.

Event Counter Mode

Operation in event counter mode is the same as in timer mode, except the timer counts signals input through the CNTR₀ or CNTR₁ pin.

Pulse Width Measurement Mode

If the CNTR₀ (or CNTR₁) active edge selection bit is "0", the timer counts at the oscillation frequency divided by 16 while the CNTR₀ (or CNTR₁) pin is at "H". If the CNTR₀ (or CNTR₁) active edge switch bit is "1", the count continues during the time that the CNTR₀ (or CNTR₁) pin is at "L".

In all of these modes, the count can be stopped by setting the timer X (timer Y) count stop bit to "1". Every time a timer underflows, the corresponding interrupt request bit is set.

HARDWARE

FUNCTIONAL DESCRIPTION




Fig. 16 Block diagram of timer X, timer Y, timer 1, and timer 2

Serial I/O

Serial I/O can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer is also provided for baud rate generation.

Clock synchronous serial I/O mode

Clock synchronous serial I/O mode can be selected by setting the mode selection bit of the serial I/O control register to "1".

For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the TB/RB (address 001816).




Fig. 17 Block diagram of clock synchronous serial I/O




Fig. 18 Operation of clock synchronous serial I/O function

Asynchronous serial I/O (UART) mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O mode selection bit of the serial I/O control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical. The transmit and receive shift registers each have a buffer, but the

two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer, and receive data is read from the receive buffer.

The transmit buffer can also hold the next data to be transmitted, and the receive buffer can hold a character while the next character is being received.




Fig. 19 Block diagram of UART serial I/O

HARDWARE

FUNCTIONAL DESCRIPTION




Fig. 20 Operation of UART serial I/O function

Serial I/O control register (SIOCON) 001A16

The serial I/O control register consists of eight control bits for the serial I/O function.

UART control register (UARTCON) 001B16

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer. One bit in this register (bit 4) is always valid and sets the output structure of the P45/TxD pin.

Serial I/O status register (SIOSTS) 001916

The read-only serial I/O status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer, and the receive buffer full flag is set. A write to the serial I/O status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, re-

spectively). Writing "0" to the serial I/O enable bit SIOE (bit 7 of the Serial I/O Control Register) also clears all the status flags, including the error flags.

All bits of the serial I/O status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O control register has been set to "1", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

Transmit buffer/Receive buffer register (TB/ RB) 001816

The transmit buffer and the receive buffer are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is "0".

Baud rate generator (BRG) 001C16

The baud rate generator determines the baud rate for serial transfer.

The baud rate generator divides the frequency of the count source by 1/(n + 1), where n is the value written to the baud rate generator.




Fig. 21 Structure of Serial #O control registers


HARDWARE

FUNCTIONAL DESCRIPTION

Reset Circuit

To reset the microcomputer, the $\overrightarrow{\text{RESET}}$ pin should be held at an "L" level for 2 µs or more. Then the $\overrightarrow{\text{RESET}}$ pin is returned to an "H" level (the power source voltage should be between 3.0 V and 5.5 V, and between 4.0 V and 5.5 V for extended operating temperature version), reset is released. Internal operation does not begin until after 8 to 13 XIN clock cycles are completed. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte).

Make sure that the reset input voltage is less than 0.6 V for Vcc of 3.0 V (Extended operating temperature version: the reset input voltage is less than 0.8 V for Vcc of 4.0 V).



Register contents Address (000116) • • • 0016 (1) Port P0 direction register (2) Port P1 direction register (000316) • • • 0016 (3) Port P2 direction register (000516) • • • 0016 (4) Port P3 direction register (000716) • • • 0016 (000916) • • • 0016 (5) Port P4 direction register (000B16) • • • 0016 (6) Port P5 direction register (7) Port P6 direction register (000D16) • • • 0016 (000F16) • • • (8) Port P7 direction register 0016 (9) Serial I/O status register (001916) • • • 1 0 0 0 0 0 0 0 (10) Serial I/O control register (001A₁₆) • • • 0016 (11) UART control register (001B₁₆) • • • 1 1 1 0 0 0 0 0 (002016) • • • (12) Prescaler 12 FF₁₆ (13) Timer 1 (002116) • • • 0116 (14) Timer 2 (002216) • • • FF₁₆ (15) Timer XY mode register (002316) • • • 0016 (16) Prescaler X (002416) • • • FF16 (17) Timer X **FF**16 (002516) • • • (18) Prescaler Y (002616) • • • FF16 (19) Timer Y FF₁₆ (002716) • • • (20) Interrupt edge selection register (003A16) • • • 0016 (21) CPU mode register (003B16) • • • 0 0 0 0 0 0 * 0 (22) Interrupt request register 1 (003C₁₆) • • • 0016 (23) Interrupt request register 2 (003D₁₆) • • • 0016 (24) Interrupt control register 1 (003E16) • • • 0016 (003F16) • • • (25) Interrupt control register 2 0016 (26) Processor status register (PS) X X X X X 1 X X (27) Program counter (PCH) Contents of address FFFD16 (PCL) Contents of address FFFC16 Note. x : Undefined * : The initial values of CM1 are determined by the level at the CNVss pin The contents of all other registers and RAM are undefined after a reset, so they must be initialized by software.

Fig. 23 Internal status of microcomputer after reset

HARDWARE

FUNCTIONAL DESCRIPTION




Fig. 24 Timing of reset

Clock Generating Circuit

An oscillation circuit can be formed by connecting a resonator between XIN and XOUT. To supply a clock signal externally, input it to the XIN pin and make the XOUT pin open.

Oscillation control

Stop Mode

If the STP instruction is executed, the internal clock ϕ stops at "H". Timer 1 is set to "0116" and prescaler 12 is set to "FF16".

Oscillator restarts when an external interrupt is received, but the internal clock ϕ remains at "H" until timer 1 underflows.

This allows time for the clock circuit oscillation to stabilize.

If oscillator is restarted by a reset, no wait time is generated, so keep the $\overline{\text{RESET}}$ pin at "L" level until oscillation has stabilized.

Wait Mode

If the WIT instruction is executed, the internal clock ϕ stops at an "H" level, but the oscillator itself does not stop. The internal clock restarts if a reset occurs or when an interrupt is received.

Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

To ensure that interrupts will be received to release the STP or WIT state, interrupt enable bits must be set to "1" before the STP or WIT instruction is executed.

When the STP status is released, prescaler 12 and timer 1 will start counting and reset will not be released until timer 1 underflows, so set the timer 1 interrupt enable bit to "0" before the STP instruction is executed.






Fig. 25 Ceramic resonator circuit








Fig. 27 Block diagram of clock generating circuit

Processor Modes

Single-chip mode, memory expansion mode, and microprocessor mode can be selected by changing the contents of the processor mode bits CMo and CM1 (bits 0 and 1 of address 003B16). In memory expansion mode and microprocessor mode, memory can be expanded externally through ports P0 to P3. In these modes, ports P0 to P3 lose their I/O port functions and become bus pins.

Table 8.	Functions of ports in memory expansion mode and
	microprocessor mode

Port Name	Function
Port P0	Outputs low-order byte of address.
Port P1	Outputs high-order byte of address.
Port P2	Operates as I/O pins for data D7 to D0
FUILF2	(including instruction codes).
	P30 and P31 function only as output pins
	(except that the port latch cannot be read).
	P32 is the ONW input pin.
Port P3	P33 is the RESETOUT output pin. (Note)
FULFS	P34 is the ϕ output pin.
	P35 is the SYNC output pin.
	P36 is the $\overline{\text{WR}}$ output pin, and P37 is the
	RD output pin.

Note: If CNVss is connected to Vss, the microcomputer goes to single-chip mode after a reset, so this pin cannot be used as the RESETOUT output pin.

Single-Chip Mode

Select this mode by resetting the microcomputer with CNVss connected to Vss.

Memory Expansion Mode

Select this mode by setting the processor mode bits to "01" in software with CNVss connected to Vss. This mode enables external memory expansion while maintaining the validity of the internal ROM. Internal ROM will take precedence over external memory if addresses conflict.

Microprocessor Mode

Select this mode by resetting the microcomputer with CNVss connected to Vcc, or by setting the processor mode bits to "10" in software with CNVss connected to Vss. In microprocessor mode, the internal ROM is no longer valid and external memory must be used.




Fig. 28 Memory maps in various processor modes




Fig. 29 Structure of CPU mode register

Bus control with memory expansion

The 3800 group has a built-in $\overline{\text{ONW}}$ function to facilitate access to external memory and I/O devices in memory expansion mode or microprocessor mode.

If an "L" level signal is input to the $\overline{\text{ONW}}$ pin when the CPU is in a read or write state, the corresponding read or write cycle is extended by one cycle of ϕ . During this extended period, the $\overline{\text{RD}}$ or $\overline{\text{WR}}$ signal remains at "L". This extension period is valid only for writing to and reading from addresses 000016 to 000716 and 044016 to FFFF16 in microprocessor mode, 004016 to YYYY16 in memory expansion mode, and only read and write cycles are extended.




Fig. 30 ONW function timing

NOTES ON PROGRAMMING

NOTES ON PROGRAMMING Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". After a reset, initialize flags which affect program execution.

In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations.

Interrupts

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before executing a BBC or BBS instruction.

Decimal Calculations

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. Only the ADC and SBC instructions yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

The carry flag can be used to indicate whether a carry or borrow has occurred. Initialize the carry flag before each calculation. Clear the carry flag before an ADC and set the flag before an SBC.

Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n + 1).

Multiplication and Division Instructions

The index X mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.

The execution of these instructions does not change the contents of the processor status register.

Ports

The contents of the port direction registers cannot be read. The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index X mode flag (T) is "1"
- The addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instruction (ROR, CLB, or SEB, etc.) to a direction register

Use instructions such as LDM and STA, etc., to set the port direction registers.

Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the $\overline{\text{SRDY}}$ signal, set the transmit enable bit, the receive enable bit, and the $\overline{\text{SRDY}}$ output enable bit to "1".

Serial I/O continues to output the final bit from the TxD pin after transmission is completed.

Instruction Execution Time

The instruction execution time is obtained by multiplying the frequency of the internal clock ϕ by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The frequency of the internal clock ϕ is half of the XIN frequency.

When the $\overline{\text{ONW}}$ function is used in modes other than single-chip mode, the frequency of the internal clock ϕ may be one fourth the XIN frequency.

Memory Expansion Mode and Microprocessor Mode

Execute the LDM or STA instruction for writing to port P3 (address 000616) in memory expansion mode and microprocessor mode. Set areas which can be read out and write to port P3 (address 000616) in a memory, using the read-modify-write instruction (SEB, CLB).

DATA REQUIRED FOR MASK ORDERS/ROM PROGRAMMING METHOD

DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- 1. Mask ROM Order Confirmation Form
- 2. Mark Specification Form
- 3. Data to be written to ROM, in EPROM form (three identical copies)

ROM PROGRAMMING METHOD

The built-in PROM of the blank One Time PROM version and builtin EPROM version can be read or programmed with a generalpurpose PROM programmer using a special programming adapter. Set the address of PROM programmer in the user ROM area.

Table 9. Programming adapter

Package	Name of Programming Adapter
64P4B, 64S1B	PCA4738S-64A
64P6N-A	PCA4738F-64A
64D0	PCA4738L-64A

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 31 is recommended to verify programming.




Fig. 31 Programming and testing of One Time PROM version

FUNCTIONAL DESCRIPTION SUPPLEMENT Interrupt

3800 group permits interrupts on the basis of 15 sources. It is vector interrupts with a fixed priority system. Accordingly, when two or more interrupt requests occur during the same sampling, the higher-priority interrupt is accepted first. This priority is determined by hardware, but variety of priority processing can be performed by software, using an interrupt enable bit and an interrupt disable flag.

For interrupt sources, vector addresses and interrupt priority, refer to "Table 10."

Table 10. Interrupt sources, vec	tor addresses and interrupt priority
----------------------------------	--------------------------------------

		Vector add	dresses	
Priority	Interrupt sources	High-order	Low-order	Remarks
1	Reset (Note)	FFFD16	FFFC16	Non-maskable
2	INTo interrupt	FFFB16	FFFA16	External interrupt
			 	(active edge selectable)
3	INT1 interrupt	FFF916	FFF816	External interrupt
			1	(active edge selectable)
4	Serial I/O receive interrupt	FFF716	FFF616	Valid when serial I/O is selected
5	Serial I/O transmit interrupt	FFF516	FFF416	Valid when serial I/O is selected
6	Timer X interrupt	FFF316	FFF216	
7	Timer Y interrupt	FFF116	FFF016	
8	Timer 1 interrupt	FFEF16	FFEE16	STP release timer underflow
9	Timer 2 interrupt	FFED16	FFEC16	
10	CNTRo interrupt	FFEB16	FFEA16	External interrupt
				(active edge selectable)
11	CNTR1 interrupt	FFE916	FFE816	External interrupt
			, ,	(active edge selectable)
12	INT2 interrupt	FFE716	FFE616	External interrupt
			 	(active edge selectable)
13	INT3 interrupt	FFE516	FFE416	External interrupt
			1	(active edge selectable)
14	INT4 interrupt	FFE316	FFE216	External interrupt
			1	(active edge selectable)
15	INT5 interrupt	FFE116	FFE016	External interrupt
			1	(active edge selectable)
16	BRK instruction interrupt	FFDD16	FFDC16	Non-maskable software interrupt

Note: Reset functions in the same way as an interrupt with the highest priority.

HARDWARE

FUNCTIONAL DESCRIPTION SUPPLEMENT

Timing After Interrupt

The interrupt processing routine begins with the machine cycle following the completion of the instruction that is currently in execution. Figure 32 shows a timing chart after an interrupt occurs, and Figure 33 shows the time up to execution of the interrupt processing routine.






Fig. 32 Timing chart after an interrupt occurs





CHAPTER 2 APPLICATION

- 2.1 I/O port
- 2.2 Timer
- 2.3 Serial I/O
- 2.4 Processor mode
- 2.5 Reset

2.1 I/O port

2.1 I/O port

2.1.1 Memory map of I/O port

000016	Port P0 (P0)
0001 16	Port P0 direction register (P0D)
000216	Port P1 (P1)
000316	Port P1 direction register (P1D)
000416	Port P2 (P2)
000516	Port P2 direction register (P2D)
000616	Port P3 (P3)
000716	Port P3 direction register (P3D)
000816	Port P4 (P4)
000916	Port P4 direction register (P4D)
000A16	Port P5 (P5)
000B16	Port P5 direction register (P5D)
000C16	Port P6 (P6)
000D16	Port P6 direction register (P6D)
000E16	Port P7 (P7)
000F16	Port P7 direction register (P7D)

Fig. 2.1.1 Memory map of I/O port related registers

2.1 I/O port

2.1.2 Related registers




Fig. 2.1.2 Structure of Port Pi (i = 0, 1, 2, 3, 4, 5, 6, 7)




Fig. 2.1.3 Structure of Port Pi direction register (i = 0, 1, 2, 3, 4, 5, 6, 7)

2.1 I/O port

2.1.3 Handling of unused pins

Table 2.1.1 Handling of unused pins (in single-chip mode)

Name of Pins/Ports	Handling
P0, P1, P2, P3, P4, P5, P6, P7	• Set to the input mode and connect to Vcc or Vss through a resistor of 1 k Ω to 10 k Ω .
	 Set to the output mode and open at "L" or "H."
Хоит	Open (only when using external clock).

Table 2.1.2 Handling of unused pins (in memory expansion mode and microprocessor mode)

Name of Pins/Ports	Handling
P30, P31	Open
P4, P5, P6, P7	Set to the input mode and connect to Vcc or Vss through a
	resistor of 1 k Ω to 10 k Ω .
	 Set to the output mode and open at "L" or "H."
ONW	Connect to Vcc through a resistor of 1 k Ω to 10 k Ω .
RESETOUT	Open
φ	Open
SYNC	Open
Хоит	Open (only when using external clock).

2.2 Timer

2.2 Timer

2.2.1 Memory map of timer




Fig. 2.2.1 Memory map of timer related registers

2.2 Timer

2.2.2 Related registers




Fig. 2.2.2 Structure of Prescaler 12, Prescaler X, Prescaler Y




Fig. 2.2.3 Structure of Timer 1

2.2 Timer

$\prod_{i=1}^{n}$		\Box		b1 b		imer 2 (T2), Timer X (TX), Timer Y (TY) [Address : 2216, 2516, 2716]			
1	1				В	Function	At reset	R	W
					0	 The count value of each timer is set. The value set in this register is written to both the Timer and the 	1	0	0
				 	1	 Timer latch at the same time. When the Timer is read out, the value (count value) of the Timer is read out, the value (count value) of the Timer 	1	0	0
			 _		2	is read out.	1	0	0
		ļ			3		1	0	0
		· ·			4		1	0	0
		 			5		1	0	0
	 	 			6		1	0	0
i L_		 			7		1	0	0

ol-annow.

Fig. 2.2.4 Structure of Timer 2, Timer X, Timer Y

2.2 Timer

b7 b6 b5 b4 b3 b2 b1 b0						
	Ti	mer XY mode register (TM) [A	ddress : 2316]			
	В	Name	Function	At reset	R	W
	0	Timer X operating mode bit	0 0 : Timer mode 0 1 : Pulse output mode	0	0	0
			 1 0 : Event counter mode 1 1 : Pulse width measurement mode 	0	0	0
	2	CNTR ₀ active edge switch bit	It depends on the operating mode of the Timer X (refer to Table 2.2.1).	0	0	0
	3	Timer X count stop bit	0 : Count start 1 : Count stop	0	0	0
	4	Timer Y operating mode bit	0 0: Timer mode 0 1: Pulse output mode	0	0	0
	5		1 0 : Event counter mode 1 1 : Pulse width measurement mode	0	0	0
	6	CNTR1 active edge switch bit	It depends on the operating mode of the Timer Y (refer to Table 2.2.1).	0	0	0
	7	Timer Y count stop bit	0 : Count start 1 : Count stop	0	0	0

Fig. 2.2.5 Structure of Timer XY mode register

Table.	2.2.1	Function	of	CNTR0/CNTR1	edae	switch	bit
			•••		e a ge	01111011	Nº I U

Operating mode of Timer X/Timer Y		Function of CNTR0/CNTR1 edge switch bit (bits 2 and 6)
Timer mode	"0"	 Generation of CNTR0/CNTR1 interrupt request : Falling edge (No effect on timer count)
	"1"	• Generation of CNTR0/CNTR1 interrupt request : Rising edge (No effect on timer count)
Pulse output mode	"0"	 Start of pulse output : From "H" level Generation of CNTR0/CNTR1 interrupt request : Falling edge
	"1"	 Start of pulse output : From "L" level Generation of CNTR0/CNTR1 interrupt request : Rising edge
Event counter mode	"0"	 Timer X/Timer Y : Count of rising edge Generation of CNTR0/CNTR1 interrupt request : Falling edge
	"1"	 Timer X/Timer Y : Count of falling edge Generation of CNTR0/CNTR1 interrupt request : Rising edge
Pulse width measurement mode	"0"	 Timer X/Timer Y : Measurement of "H" level width Generation of CNTR0/CNTR1 interrupt request : Falling edge
	"1"	 Timer X/Timer Y : Measurement of "L" level width Generation of CNTR0/CNTR1 interrupt request : Rising edge

2.2 Timer




Fig. 2.2.6 Structure of Interrupt request register 1




Fig. 2.2.7 Structure of Interrupt request register 2

2.2 Timer

Г

Г

Interrupt control register 1 b7 b6 b5 b4 b3 b2 b1 b0						
	In	terrupt control register 1 (ICON	1) [Address : 3E16]			
	В	Name	Function	At reset	R	W
	0	INTo interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
	1	INT1 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
	2	Serial I/O receive interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
	3	Serial I/O transmit interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
	4	Timer X interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
	5	Timer Y interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
	6	Timer 1 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
	7	Timer 2 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0

Fig. 2.2.8 Structure of Interrupt control register 1

0 0		terrupt control reigster 2 (ICON	2) [Address : 3E16]			
	В	Name	Function	At reset	R	w
	0	CNTR0 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
	1	CNTR1 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
	2	INT2 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
	3	INT3 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
	4	INT4 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
	5	INT₅ interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0
	6	Fix these bits to "0."	• •	0	00	0 0

Fig. 2.2.9 Structure of Interrupt control register 2

2.2 Timer

2.2.3 Timer application examples

(1) Basic functions and uses

[Function 1] Control of Event interval (Timer X, Timer Y, Timer 1, Timer 2)

The Timer count stop bit is set to "0" after setting a count value to a timer. Then a timer interrupt request occurs after a certain period.

- [Use] Generation of an output signal timing• Generation of a waiting time
- [Function 2] Control of Cyclic operation (Timer X, Timer Y, Timer 1, Timer 2)

The value of a timer latch is automatically written to a corresponding timer every time a timer underflows, and each cyclic timer interrupt request occurs.

- [Use] Generation of cyclic interrupts
 - Clock function (measurement of 250m second) \rightarrow Application example 1
 - Control of a main routine cycle

[Function 3] Output of Rectangular waveform (Timer X, Timer Y)

The output level of the CNTR pin is inverted every time a timer underflows (Pulse output mode).

- [Function 4] Count of External pulse (Timer X, Timer Y) External pulses input to the CNTR pin are selected as a timer count source (Event counter mode).
- [Use] Measurement of frequency \rightarrow Application example 3
 - Division of external pulses.
 - Generation of interrupts in a cycle based on an external pulse. (count of a reel pulse)

[Function 5] Measurement of External pulse width (Timer X, Timer Y)

The "H" or "L" level width of external pulses input to CNTR pin is measured (Pulse width measurement mode).

- [Use] Measurement of external pulse frequency (Measurement of pulse width of FG pulse* generated by motor) → Application example 4
 - Measurement of external pulse duty (when the frequency is fixed)

*FG pulse : Pulse used for detecting the motor speed to control the motor speed.

2.2 Timer

(2) Timer application example 1 : Clock function (measurement of 250 ms) Outline : The input clock is divided by a timer so that the clock counts up every 250 ms.

Specifications : • The clock f(XIN) = 4.19 MHz $(2^{22} Hz)$ is divided by a timer.

• The clock is counted at intervals of 250 ms by the Timer X interrupt.

Figure 2.2.10 shows a connection of timers and a setting of division ratios, Figures 2.2.11 show a setting of related registers, and Figure 2.2.12 shows a control procedure.





Fig. 2.2.10 Connection of timers and setting of division ratios [Clock function]

2.2 Timer



2.2 Timer

Control procedure :

Figure 2.2.12 shows a control procedure.




Fig. 2.2.12 Control procedure [Clock function]

2.2 Timer

(3) Timer application example 2 : Piezoelectric buzzer output

- **Outline :** The rectangular waveform output function of a timer is applied for a piezoelectric buzzer output.
- **Specifications :** The rectangular waveform resulting from dividing clock f(XIN) = 4.19 MHz into about 2 kHz (2048 Hz) is output from the P54/CNTR₀ pin.
 - The level of the P54/CNTR0 pin fixes to "H" while a piezoelectric buzzer output is stopped.

Figure 2.2.13 shows an example of a peripheral circuit, and Figure 2.2.14 shows a connection of the timer and setting of the division ratio.




Fig. 2.2.13 Example of a peripheral circuit




Fig. 2.2.14 Connection of the timer and setting of the division ratio [Piezoelectric buzzer output]

2.2 Timer




Fig. 2.2.15 Setting of related registers [Piezoelectric buzzer output]

Control procedure :

Figure 2.2.16 shows a control procedure.




Fig. 2.2.16 Control procedure [Piezoelectric buzzer output]

2.2 Timer

(4) Timer application example 3 : Measurement of frequency

Outline : The following two values are compared for judging if the frequency is within a certain range.

- A value counted a pulse which is input to P55/CNTR1 pin by a timer.
- A referance value

Specifications : • The pulse is input to the P55/CNTR1 pin and counted by the Timer Y.

- A count value is read out at the interval of about 2 ms (Timer 1 interrupt interval : 244 μ s X 8). When the count value is 28 to 40, it is regarded the input pulse as a valid.
- Because the timer is a down-counter, the count value is compared with 227 to 215*.
 * 227 to 215 = 255 (initialized value of counter) 28 to 40 (the number of valid value).

Figure 2.2.17 shows a method for judging if input pulse exists, and Figure 2.2.18 shows a setting of related registers.




Fig 2.2.17 A method for judging if input pulse exists

2.2 Timer





Fig. 2.2.18 Setting of related registers [Measurement of frequency]

2.2 Timer

Control procedure :

Figure 2.2.19 shows a control procedure.



3800 GROUP USER'S MANUAL

2.2 Timer

- (5) Timer application example 4 : Measurement of pulse width of FG pulse generated by motor Outline : The "H" level width of a pulse input to the P54/CNTR0 pin is counted by Timer X. An underflow is detected by Timer X interrupt and an end of the input pulse "H" level is detected
 - by CNTR0 interrupt. **Specifications :** • The "H" level width of a FG pulse input to the P54/CNTR0 pin is counted by Timer X.
 - (Example : When the clock frequency is 4.19 MHz, the count source would be $3.8 \ \mu s$ that is obtained by dividing the clock frequency by 16. Measurement can be made up to 250 ms in the range of FFFF16 to 000016.)

Figure 2.2.20 shows a connection of the timer and a setting of the division ratio, and Figure 2.2.21 shows a setting of related registers.





Fig. 2.2.20 Connection of the timer and setting of the division ratio [Measurement of pulse width]

2.2 Timer



2.2 Timer

Figure 2.2.22 shows a control procedure.




Fig. 2.2.22 Control procedure [Measurement of pulse width]

2.3 Serial I/O

2.3.1 Memory map of serial I/O




Fig. 2.3.1 Memory map of serial I/O related registers

2.3.2 Related registers




Fig. 2.3.2 Structure of Transmit/Receive buffer register

						gist b1							
			L ₁	1	1		Ē						
			Ļ		1	Ļ		Se	erial I/O status reigster (SIOSTS) [Address : 19 ₁₆]			
1	1		1			l	1	В	Name	Function	At reset	R	W
							 	0	Transmit buffer empty flag (TBE)	0 : Buffer full 1 : Buffer empty	0	0	×
								1	Receive buffer full flag (RBF)	0 : Buffer empty 1 : Buffer full	0	0	×
								2	Transmit shift register shift completion flag (TSC)	0 : Transmit shift in progress 1 : Transmit shift completed	0	0	X
				Ĭ				3	Overrun error flag (OE)	0 : No error 1 : Overrun error	0	0	x
								4	Parity error flag (PE)	0 : No error 1 : Parity error	0	0	×
								5	Framing error flag (FE)	0 : No error 1 : Framing error	0	0	×
	 							6	Summing error flag (SE)	0 : (OE) ∪ (PE) ∪ (FE) = 0 1 : (OE) ∪ (PE) ∪ (FE) = 1	0	0	×
L								7	Nothing is allocated for this bit. When this bit is read out, the v	It is a write disabled bit.	1	0	X

Fig. 2.3.3 Structure of Serial I/O status register

	b3			7	Serial I/O control register (SIOCO	DN) [Address : 1A ₁₆]			
		1		В	Name	Function	At reset	R	W
			1	- 0	BRG count source selection bit (CSS)	0 : f(Xin) 1 : f(Xin)/4	0	0	0
				1	Serial I/O synchronous clock selection bit (SCS)	At selecting clock synchronous serial I/O 0 : BRG output divided by 4 1 : External clock input At selecting UART 0 : BRG output divided by 16 1 : External clock input divided by 16	0	0	0
				2	SRDY output enable bit (SRDY)	0 : I/O port (P47) 1 : SRDY output pin	0	0	0
				- 3	Transmit interrupt source selection bit (TIC)	0 : Transmit buffer empty 1 : Transmit shift operating completion	0	0	0
				- 4	Transmit enable bit (TE)	0 : Transmit disabled 1 : Transmit enabled	0	0	0
				5	Receive enable bit (RE)	0 : Receive disabled 1 : Receive enabled	0	0	0
 				- 6	Serial I/O mode selection bit (SIOM)	0 : UART 1 : Clock synchronous serial I/O	0	0	0
 				7	Serial I/O enable bit (SIOE)	0 : Serial I/O disabled (P44–P47 : I/O port) 1 : Serial I/O enabled (P44–P47 : Serial I/O function pin)	0	0	0

Fig. 2.3.4 Structure of Serial I/O control register

b7 b6 b5 b4 b3 b2 b1 b0	UA	RT control register (UARTCO	N) [Address : 1B ₁₆]			
	В	Name	Function	At reset	R	W
	0	Character length selection bit (CHAS)	0 : 8 bits 1 : 7 bits	0	0	0
	1	Parity enable bit (PARE)	0 : Parity checking disabled 1 : Parity checking enabled	0	0	0
	2	Parity selection bit (PARS)	0 : Even parity 1 : Odd parity	0	0	0
	3	Stop bit length selection bit (STPS)	0 : 1 stop bit 1 : 2 stop bits	0	0	0
	4	P4₅/TxD P-channel output disable bit (POFF)	In output mode 0 : CMOS output 1 : N-channel open-drain output	0	0	0
	5	Nothing is allocated for thes	e bits. These are write	1	0	X
l '	6	disabled bits. When these b	its are read out, the	1		Х
L	7	values are "1."		1	0	X




Fig. 2.3.6 Structure of Baud rate generator

Interrupt edge selection r	egi	ster				
b7 b6 b5 b4 b3 b2 b1 b0	1					
	In	terrupt edge selection register (I	NTEDGE) [Address : 3A16]			
	в	Name	Function	At reset	R	w
	0	INT ₀ interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	0	0
	1	INT1 interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	0	0
	2	INT ₂ interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	0	0
	3	INT3 interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	0	0
	4	INT4 interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	0	0
· · · · · · · · · · · · · · · · · · ·	5	INT₅ interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	0	0
	6	Nothing is allocated for these		0		X
	7	bits. When these bits are read	out, the values are "0."	0	0	X

Fig. 2.3.7 Structure of Interrupt edge selection register




Fig. 2.3.8 Structure of Interrupt request register 1

Interrupt control register 1 b7 b6 b5 b4 b3 b2 b1 b0		3					
L L L L L L L L L L L L L L L L L L L							
	В	Name	Function	At reset	R	W	
	0	INTo interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0	
	1	INT1 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0	
	2	Serial I/O receive interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0	
	3	Serial I/O transmit interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0	
	4	Timer X interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0	
	5	Timer Y interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0	
	6	Timer 1 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0	
	7	Timer 2 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	0	0	

Fig. 2.3.9 Structure of Interrupt control register 1

2.3 Serial I/O

2.3.3 Serial I/O connection examples

(1) Control of peripheral IC equipped with CS pin

There are connection examples using a clock synchronous serial I/O mode. Figure 2.3.10 shows connection examples of a peripheral IC equipped with the CS pin.




Fig. 2.3.10 Serial I/O connection examples (1)

2.3 Serial I/O

(2) Connection with microcomputer

Figure 2.3.11 shows connection examples of the other microcomputers.




Fig. 2.3.11 Serial I/O connection examples (2)

2.3 Serial I/O

2.3.4 Setting of serial I/O transfer data format

A clock synchronous or clock asynchronous (UART) is selected as a data format of the serial I/O. Figure 2.3.12 shows a setting of serial I/O transfer data format.




Fig. 2.3.12 Setting of Serial I/O transfer data format

2.3.5 Serial I/O application examples

(1) Communication using a clock synchronous serial I/O (transmit/receive)

Outline : 2-byte data is transmitted and received through the clock synchronous serial I/O. The SRDY signal is used for communication control.

Figure 2.3.13 shows a connection diagram, and Figure 2.3.14 shows a timing chart.




Fig. 2.3.13 Connection diagram [Communication using a clock synchronous serial I/O]

Specifications : • The Serial I/O is used (clock synchronous serial I/O is selected)

- Synchronous clock frequency : 125 kHz (f(XIN) = 4 MHz is divided by 32)
 - The SRDY (receivable signal) is used.
 - The receiving side outputs the $\overline{S_{RDY}}$ signal at intervals of 2 ms (generated by timer), and 2-byte data is transferred from the transmitting side to the receiving side.




Fig. 2.3.14 Timing chart [Communication using a clock synchronous serial I/O]




Fig. 2.3.15 Setting of related registers at a transmitting side [Communication using a clock synchronous serial I/O]






Fig. 2.3.16 Setting of related registers at a receiving side [Communication using a clock synchronous serial I/O]

2.3 Serial I/O

Control procedure : Figure 2.3.17 shows a control procedure at a transmitting side, and Figure 2.3.18 shows a control procedure at a receiving side.








Fig. 2.3.18 Control procedure at a receiving side [Communication using a clock synchronous serial I/O]

(2) Output of serial data (control of a peripheral IC)

Outline : 4-byte data is transmitted and received through the clock synchronous serial I/O. The CS signal is output to a peripheral IC through the port P53.




Fig. 2.3.19 Connection diagram [Output of serial data]

Specifications : • The Serial I/O is used. (clock synchronous serial I/O is selected)

- Synchronous clock frequency : 125 kHz (f(XIN) = 4 MHz is divided by 32)
- Transfer direction : LSB first
- The Serial I/O1 interrupt is not used.
- The Port P53 is connected to the CS pin ("L" active) of the peripheral IC for a transmission control (the output level of the port P53 is controlled by software).

Figre 2.3.20 shows an output timing chart of serial data.




Fig. 2.3.20 Timing chart [Output of serial data]

2.3 Serial I/O

Figure 2.3.21 shows a setting of serial I/O related registers, and Figure 2.3.22 shows a setting of serial I/O transmission data.

Serial I/O control register (Address : 1A ₁₆)
b7 b0 SIOCON 1 1 0 0 0
BRG count source selection bit : f(XIN) Serial I/O synchronous clock selection bit : BRG/4 SRDY output enable bit : Not use the SRDY signal output function Transmit interrupt source selection bit : Transmit shift operating completion Transmit enable bit : Transmit enabled Receive enable bit : Receive disabled Serial I/O mode selection bit : Clock synchronous serial I/O Serial I/O enable bit : Serial I/O enabled
UART control register (Address : 1B ₁₆) b7 b0 UARTCON 0 0
→ P45/TxD P-channel output disable bit : CMOS output
Baud rate generator (Address : 1C ₁₆) b7 b0
BRG 7 Set "division ratio – 1"
Interrupt control register 1 (Address : 3E ₁₆) b7 ICON1
Serial I/O transmit interrupt enable bit : Interrupt disabled
Interrupt request register 1 (Address : 3C16) b7 b0 IREQ1
 Serial I/O transmit interrupt request bit Using this bit, check the completion of transmitting 1-byte base data. "1" : Transmit shift completion

Fig. 2.3.21 Setting of serial I/O related registers [Output of serial data]

TB/RB	b7 b0 Set a transmission data. Check that transmission of the previous data is completed before writing data (bit 3 of the Interrupt request register 1 is set to "1").

Fig. 2.3.22 Setting of serial I/O transmission data [Output of serial data]

2.3 Serial I/O

Control procedure : When the registers are set as shown in Figure 2.3.21, the Serial I/O can transmit 1-byte data simply by writing data to the Transmit buffer register.

Thus, after setting the CS signal to "L," write the transmission data to the Receive buffer register on a 1-byte base, and return the CS signal to "H" when the desired number of bytes have been transmitted.

Figure 2.3.23 shows a control procedure of serial I/O.




Fig. 2.3.23 Control procedure of serial I/O [Output of serial data]

(3) Cyclic transmission or reception of block data (data of a specified number of bytes) between microcomputers [without using an automatic transfer]

Outline : When a clock synchronous serial I/O is used for communication, synchronization of the clock and the data between the transmitting and receiving sides may be lost because of noise included in the synchronizing clock. Thus, it is necessary to be corrected constantly. This "heading adjustment" is carried out by using the interval between blocks in this example.




Fig. 2.3.24 Connection diagram [Cyclic transmission or reception of block data between microcomputers]

- **Specifications :** The serial I/O is used (clock synchronous serial I/O is selected).
 - Synchronous clock frequency : 131 kHz (f(XIN) = 4.19 MHz is divided by 32)
 Byte cycle: 488 μs
 - Number of bytes for transmission or reception : 8 byte/block
 - Block transfer cycle : 16 ms
 - Block transfer period : 3.5 ms
 - Interval between blocks : 12.5 ms
 - Heading adjustive time : 8 ms

Limitations of the specifications

- Reading of the reception data and setting of the next transmission data must be completed within the time obtained from "byte cycle – time for transferring 1-byte data" (in this example, the time taken from generating of the Serial I/O receive interrupt request to generating of the next synchronizing clock is 431 µs).
- 2. "Heading adjustive time < interval between blocks" must be satisfied.

2.3 Serial I/O

The communication is performed according to the timing shown below. In the slave unit, when a synchronizing clock is not input within a certain time (heading adjustive time), the next clock input is processed as the beginning (heading) of a block.

When a clock is input again after one block (8 byte) is received, the clock is ignored. Figure 2.3.26 shows a setting of related registers.




Fig. 2.3.25 Timing chart [Cyclic transmission or reception of block data between microcomputers]




Fig. 2.3.26 Setting of related registers [Cyclic transmission or reception of block data between microcomputers]


Control procedure :


① Control in the master unit

After a setting of the related registers is completed as shown in Figure 2.3.33, in the master unit transmission or reception of 1-byte data is started simply by writing transmission data to the Transmit buffer register.

To perform the communication in the timing shown in Figure 2.3.25, therefore, take the timing into account and write transmission data. Read out the reception data when the Serial I/O transmit interrupt request bit is set to "1," or before the next transmission data is written to the Transmit buffer register.

A processing example in the master unit using timer interrupts is shown below.





② Control in the slave unit

After a setting of the related registers is completed as shown in Figure 2.3.26, the slave unit becomes the state which is received a synchronizing clock at all times, and the Serial I/O receive interrupt request bit is set to "1" every time an 8-bit synchronous clock is received.

By the serial I/O receive interrupt processing routine, the data to be transmitted next is written to the Transmit buffer register after received data is read out.

However, if no serial I/O receive interrupt occurs for more than a certain time (head adjustive time), the following processing will be performed.

1. The first 1 byte data of the transmission data in the block is written into the Transmit buffer register.

2. The data to be received next is processed as the first 1 byte of the received data in the block.

Figure 2.3.28 shows the control in the slave unit using a serial I/O receive interrupt and any timer interrupt (for head adjustive).




Fig. 2.3.28 Control in the slave unit

(4) Communication (transmit/receive) using an asynchronous serial I/O (UART)

Point : 2-byte data is transmitted and received through an asynchronous serial I/O. The port P40 is used for communication control.

Figure 2.3.29 shows a connection diagram, and Figure 2.3.30 shows a timing chart.




Fig. 2.3.29 Connection diagram [Communication using UART]

Specifications : • The Serial I/O is used (UART is selected).

- Transfer bit rate : 9600 bps (f(XIN) = 4.9152 MHz is divided by 512)
- Communication control using port P40
- (The output level of the port P40 is controlled by softoware.)
- 2-byte data is transferred from the transmitting side to the receiving side at intervals of 10 ms (generated by timer).




Fig. 2.3.30 Timing chart [Communication using UART]

2.3 Serial I/O

Table 2.3.1 shows setting examples of Baud rate generator (BRG) values and transfer bit rate values, Figure 2.3.31 shows a setting of related registers at a transmitting side, and Figure 2.3.32 shows a setting of related registers at a receiving side.

		at f(XIN) = 4	4.9152 MHz	at f(XIN) = 7	.3728 MHz	at f(XIN) =	8 MHz
rate (bps) (Note 1)	SOUICE (Note 2)	BRG setting value	Actual time (bps)	BRG setting value	Actual time (bps)	BRG setting value	Actual time (bps)
600	f(XIN)/4	127(7F16)	600.00	191(BF16)	600.00	207(CF16)	600.96
1200	f(XIN)/4	63(3F16)	1200.00	95(5F16)	1200.00	103(6716)	1201.92
2400	f(XIN)/4	31(1F16)	2400.00	47(2F16)	2400.00	51(3316)	2403.85
4800	f(XIN)/4	15(0F16)	4800.00	23(1716)	4800.00	25(1916)	4807.69
9600	f(XIN)/4	7(0716)	9600.00	11(0B16)	9600.00	12(0C16)	9615.38
19200	f(XIN)/4	3(0316)	19200.00	5(0516)	19200.00	5(0516)	20833.33
38400	f(XIN)/4	1(0116)	38400.00	2(0216)	38400.00	2(0216)	41666.67
76800	f(XIN)	3(0316)	76800.00	5(0516)	76800.00	5(0516)	83333.33
31250	f(XIN)					15(0F16)	31250.00
62500	f(XIN)					7(0716)	62500.00

Notes 1: Equation of transfer bit rate


Transfer bit rate (bps) =


f(XIN)

(BRG setting value + 1) X 16 X m

m: when bit 0 of the Serial I/O control register (Address : 1A16) is set to "0," a value of m is 1. when bit 0 of the Serial I/O control register (Address : 1A16) is set to "1," a value of m is 4.

2: A BRG count source is selected by bit 0 of the Serial I/O control register (Address : 1A16).





2.3 Serial I/O

Control procedure : Figure 2.3.33 shows a control procedure at a transmitting side, and Figure 2.3.34 shows a control procedure at a receiving side.




Fig. 2.3.33 Control procedure at a transmitting side [Communication using UART]





Fig. 2.3.34 Control procedure at a receiving side [Communication using UART]

2.4 Processor mode

2.4.1 Memory map of processor mode





2.4.2 Related register




Fig. 2.4.2 Structure of CPU mode register

2.4 Processor mode

2.4.3 Processor mode application examples

- (1) Application example of memory expansion in the case where the ONW (One-Wait) function is not used
 - Outline : The external memory is accessed in the microprocessor mode.
 - At $f(X_{IN}) = 8$ MHz, an available RAM is given by the following :
 - \overline{OE} access time : ta (OE) \leq 50 ns
 - Setup time for writing data : tsu (D) \leq 65 ns
 - For example, the M5M5256BP-10 whose address access is 100 ns is available.

Figure 2.4.3 shows an expansion example of a 32K byte ROM and a 32K byte RAM.





Fig. 2.4.3 Expansion example of ROM and RAM

2.4 Processor mode






Fig. 2.4.4 Read-cycle (OE access, SRAM)




Fig. 2.4.5 Read-cycle (OE access, EPROM)

2.4 Processor mode




Fig. 2.4.6 Write-cycle (W control, SRAM)

(2) Application example of memory expansion in the case where the ONW (One-Wait) function is used

Outline : ONW function is used when the external memory access is slow.

If "L" level signal is input to the P32/ONW pin while the CPU is in the read or write status, the read or write cycle corresponding to 1 cycle of φ is extended. In the extended period, the RD or WR signal is kept at the "L" level. The ONW function operates only when data is read from or written into addresses 000016 to 000716 and addresses 044016 to FFFF16. Figure 2.4.7 shows an application example of the ONW function.




Fig. 2.4.7 Application example of the ONW function

2.5 Reset

2.5 Reset

2.5.1 Connection example of reset IC





Fig. 2.5.1 Example of Poweron reset circuit

Figure 2.5.2 shows the system example which switch to the RAM backup mode by detecting a drop of the system power source voltage with the INT interrupt.



CHAPTER 3

- **>**
- 3.1 Electrical characteristics
- 3.2 Standard characteristics
- 3.3 Notes on use
- 3.4 Countermeasures against noise
- 3.5 List of registers
- 3.6 Mask ROM ordering method
- 3.7 Mark specification form
- 3.8 Package outline
- 3.9 List of instruction codes
- 3.10 Machine instructions
- 3.11 SFR memory map
- 3.12 Pin configuration

3.1 Electrical characteristics

3.1 Electrical characteristics

3.1.1 Absolute maximum ratings

Table 3.1.1 Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		-0.3 to 7.0	V
VI	Input voltage P00–P07, P10–P17, P20–P27, P30–P37,		-0.3 to Vcc +0.3	V
	P40–P47, P50–P57, P60–P67, P70, P71	All voltages are	0.3 10 VCC +0.3	l v
VI	Input voltage RESET, XIN	 based on Vss. Output transistors 	-0.3 to Vcc +0.3	V
VI	Input voltage CNVss	are cut off.	-0.3 to 13	V
Vo	Output voltage P00–P07, P10–P17, P20–P27, P30–P37,		-0.3 to Vcc +0.3	V
	P40–P47, P50–P57, P60–P67, P70, P71, XOUT		-0.3 10 VCC +0.3	V
Pd	Power dissipation	Ta = 25 °C	1000(Note)	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature		-40 to 125	°C

Note : 300 mW in case of the flat package.

3.1.2 Recommended operating conditions

Table 3.1.2 Recommended operating conditions (VCC = 3.0 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol		Parameter		Limits		Unit
Symbol		Falameter	Min.	Тур.	Max.	Unit
Vcc	Power source voltage (Note 1)	$(f(XIN) \le 2 MHz)$	3.0	5.0	5.5	V
VCC	Fower source voltage (Note 1)	(f(XIN) = 8 MHz)	4.0	5.0	5.5	v
Vss	Power source voltage			0		V
Viн	"H" input voltage	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P70, P71	0.8 Vcc		Vcc	V
Vih	"H" input voltage	RESET, XIN, CNVSS	0.8 Vcc		Vcc	V
VIL	"L" input voltage	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P70, P71	0		0.2 Vcc	V
VIL	"L" input voltage	RESET, CNVss	0		0.2 Vcc	V
VIL	"L" input voltage	XIN	0		0.16 Vcc	V
Σ IOH(peak)	"H" total peak output current	P00-P07, P10-P17, P20-P27, P30-P37(Note 2)			-80	mA
Σ IOH(peak)	"H" total peak output current	P40-P47,P50-P57, P60-P67, P70, P71(Note 2)			-80	mA
Σ IOL(peak)	"L" total peak output current	P00-P07, P10-P17, P20-P27, P30-P37(Note 2)			80	mA
Σ IOL(peak)	"L" total peak output current	P40-P47,P50-P57, P60-P67, P70, P71(Note 2)			80	mA
Σ IOH(avg)	"H" total average output current	P00-P07, P10-P17, P20-P27, P30-P37(Note 2)			-40	mA
Σ IOH(avg)	"H" total average output current	P40-P47,P50-P57, P60-P67, P70, P71(Note 2)			-40	mA
Σ IOL(avg)	"L" total average output current	P00-P07, P10-P17, P20-P27, P30-P37(Note 2)			40	mA
Σ IOL(avg)	"L" total average output current	P40-P47,P50-P57, P60-P67, P70, P71(Note 2)			40	mA
IOH(peak)	"H" peak output current	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70, P71(Note 3)			-10	mA
IOL(peak)	"L" peak output current	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70, P71(Note 3)			10	mA
IOH(avg)	"H" average output current	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70, P71(Note 4)			-5	mA
IOL(avg)	"L" average output current	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P70, P71(Note 4)			5	mA
f(V1N1)	Internal clock oscillation frequer	lcy (4.0 V≤Vcc≤5.5 V)			8	MI I-
f(XIN)	Internal clock oscillation frequer	lcy (3.0 V≤Vcc≤4.0 V)			6 Vcc-16	MHz

 Note 1: The minimum power source voltage is X+16/6 [V] (f(XIN) = XMHz) on the condition of 2 MHz < f(XIN) < 8 MHz.
 2: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.

3: The peak output current is the peak current flowing in each port.

4: The average output current IOL(avg), IOH(avg) in an average value measured over 100 ms.

3.1 Electrical characteristics

3.1.3 Electrical characteristics

Table 3.1.3 Electrical characteristics	(Vcc = 3.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)
	$(100 = 0.0 \ 0 \ 0.0 \ 0, 100 = 0.0 \ 0, 100$

Symbol	Parameter		Test conditions		Limits			Unit
					Min.	Тур.	Max.	Unit
Vон	"H" output voltage	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70, P71 (Note)	IOH = -10 mA VCC = 4.0 to 5.5 V		Vcc-2.0			- v
			IOH = -1.0 mA VCC = 3.0 to 5.5 V		Vcc-1.0			v
Vol	"L" output voltage	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47,P50-P57, P60-P67, P70, P71	IOL = 10 mA VCC = 4.0 to 5.5 V				2.0 V	
			IOL = 1.0 mA VCC = 3.0 to 5.5 V		1.0		1.0	v
Vt+ – Vt–	Hysteresis	CNTR0, CNTR1, INT0-INT5				0.4		V
Vt+ – Vt–	Hysteresis	RxD, Sclk				0.5		V
Vt+ – Vt–	Hysteresis	RESET				0.5		V
Ін	"H" input current	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P70, P71	Vi = Vcc				5.0	μA
Ін	"H" input current	RESET, CNVss	VI = VCC				5.0	μA
Ін	"H" input current	XIN	VI = VCC	100		4		μA
lı∟	"L" input current	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70, P71 RESET, CNVss	VI = Vss				-5.0	μA
lil	"L" input current	XIN	VI = VSS			-4		μΑ
Vram	RAM hold voltage		When clock stopped		2.0		5.5	V
Icc	Power source current		f(XIN) = 8 MHz, VCC = 5 V			6.4	13	mA
			f(XIN) = 5 MHz, VCC = 5 V			4	8	
			f(XIN) = 2 MHz, VCC = 3 V			0.8	2.0	
			When WIT instruction is executed with $f(XIN) = 8$ MHz, Vcc = 5 V			1.5		
			When WIT instruction is executed with $f(X_{IN}) = 5 \text{ MHz}$, Vcc = 5 V			1		
			When WIT instruction is executed with $f(X_{IN}) = 2 \text{ MHz}$, Vcc = 3 V			0.2		
			When STP instruction is executed with clock	Ta = 25 °C		0.1	1	- μΑ
			stopped, output transistors isolated.	Ta = 85 °C			10	

Note : P45 is measured when the P45/TXD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

3.1 Electrical characteristics

3.1.4 Timing requirements and Switching characteristics

Table 3.1.4 Timing requirements (1) (Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Linit		
	Parameter		Тур.	Max.	Unit
tW(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	External clock input cycle time	125			ns
tWH(XIN)	External clock input "H" pulse width	50			ns
tWL(XIN)	External clock input "L" pulse width	50			ns
tc(CNTR)	CNTR ₀ , CNTR ₁ input cycle time	200			ns
tWH(CNTR)	CNTR ₀ , CNTR ₁ input "H" pulse width	80			ns
tWL(CNTR)	CNTR ₀ , CNTR ₁ input "L" pulse width	80			ns
tWH(INT)	INTo to INT5 input "H" pulse width	80			ns
tWL(INT)	INTo to INT5 input "L" pulse width	80			ns
tc(Sc∟ĸ)	Serial I/O clock input cycle time (Note)	800			ns
tWH(Sc∟ĸ)	Serial I/O clock input "H" pulse width (Note)	370			ns
tWL(Sclк)	Serial I/O clock input "L" pulse width (Note)	370			ns
tsu(RxD-Sclk)	Serial I/O input set up time	220			ns
th(Sclk-RxD)	Serial I/O input hold time	100			ns

Note: When bit 6 of address 001A16 is "1". Divide this value by four when bit 6 of address 001A16 is "0".

Limits Symbol Parameter Unit Min. Тур. Max. tW(RESET) Reset input "L" pulse width 2 500/ External clock input cycle time tc(XIN) (3 VCC-8) 200/ External clock input "H" pulse width tWH(XIN) (3 Vcc-8) 200/ tWL(XIN) External clock input "L" pulse width (3 Vcc-8) tc(CNTR) CNTR0, CNTR1 input cycle time 500 CNTR0, CNTR1 input "H" pulse width 230 tWH(CNTR) CNTR0, CNTR1 input "L" pulse width 230 tWL(CNTR) INTo to INT5 input "H" pulse width 230 tWH(INT) tWL(INT) INTo to INT5 input "L" pulse width 230 Serial I/O clock input cycle time (Note) 2000 tc(Sclk) Serial I/O clock input "H" pulse width (Note) 950 tWH(Sclk) Serial I/O clock input "L" pulse width (Note)

μs

ns

950

400

200

Table 3.1.5 Timing requirements (2) (VCC = 3.0 to 4.0 V, VSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Note: When bit 6 of address 001A16 is "1" (clock synchronous mode). Divide this value by four when bit 6 of address 001A16 is "0" (UART mode).

tWL(Sclk)

tsu(RxD-Sclk)

th(Sclk-RxD)

Serial I/O input set up time

Serial I/O input hold time

3.1 Electrical characteristics

Symbol	Parameter	To a financial difference		Limits			
Symbol		Test conditions	Min.	Тур.	Max.	Unit	
tWH(Sc∟ĸ)	Serial I/O clock output "H" pulse width		tc(Sclк)/2-30			ns	
tWL(Sclк)	Serial I/O clock output "L" pulse width		tc(Sclк)/2-30			ns	
td(Sclк-TxD)	Serial I/O output delay time (Note 1)	- - -			140	ns	
tv(Sclk-TxD)	Serial I/O output valid time (Note 1)		-30			ns	
tr(Sc∟ĸ)	Serial I/O clock output rising time	Fig. 3.1.1			30	ns	
tf(Sc∟ĸ)	Serial I/O clock output falling time				30	ns	
tr(CMOS)	CMOS output rising time (Note 2)			10	30	ns	
tf(CMOS)	CMOS output falling time (Note 2)	1		10	30	ns	

Table 3.1.6 Switching characteristics (1) (Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Note1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0". 2: XOUT pin is excluded.

Symbol	Parameter	Test conditions		Unit		
Symbol	Falanielei			Тур.	Max.	
tWH(Sc∟к)	Serial I/O clock output "H" pulse width		tc(Sclк)/2-50			ns
tWL(Sclк)	Serial I/O clock output "L" pulse width		tc(Sclк)/2–50			ns
td(Sc∟κ–TxD)	Serial I/O output delay time (Note 1)				350	ns
tv(Sclk-TxD)	Serial I/O output valid time (Note 1)		-30			ns
tr(Sclк)	Serial I/O clock output rising time	Fig. 3.1.1			50	ns
tf(Sc∟к)	Serial I/O clock output falling time				50	ns
tr(CMOS)	CMOS output rising time (Note 2)			20	50	ns
tf(CMOS)	CMOS output falling time (Note 2)			20	50	ns

Note1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

0

2: XOUT pin is excluded.

3.1 Electrical characteristics

Table 3.1.8 Timing requirements in memory expansion mode and microprocessor mode (1)

(Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Descention		11.21		
	Parameter	Min.	Тур.	Max.	Unit
tsu(ONW –φ)	Before	-20			ns
th(¢–ONW)	After	-20			ns
tsu(DB–φ)	Before	60			ns
th(φ–DB)	After	0			ns
tsu(ONW – RD) tsu(ONW – WR)	Before RD ONW input set up time Before WR ONW input set up time	-20			ns
$\begin{array}{l} th(\overline{RD}-\overline{ONW})\\ th(\overline{WR}-\overline{ONW}) \end{array}$	After RD ONW input hold time After WR ONW input hold time	-20			ns
$tsu(DB-\overline{RD})$	Before RD data bus set up time	65			ns
th(RD–DB)	After RD data bus hold time	0			ns

Table 3.1.9 Switching characteristics in memory expansion mode and microprocessor mode (1)

(Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Unit		
	Test conditions	Min.	Тур.	Max.		
tc(φ)	φ clock cycle time			2tc(XIN)		ns
twH(ø)	φ clock "H" pulse width		tc(XIN)-10			ns
twL(φ)	φ clock "L" pulse width		tc(XIN)-10			ns
td(φ–AH)	After			20	40	ns
tv(φ−AH)	After		6	10		ns
td(φ−AL)	After			25	45	ns
tv(φ−AL)	After		6	10		ns
td(∳–SYNC)	SYNC delay time			20		ns
tv(φ−SYNC)	SYNC valid time			10		ns
$td(\phi - \overline{WR})$	RD and WR delay time			10	20	ns
tv(φ− WR)	\overline{RD} and \overline{WR} valid time		3	5	10	ns
td(φ–DB)	After ϕ data bus delay time			20	70	ns
tv(φ−DB)	After ϕ data bus valid time		15			ns
twL(RD)	RD pulse width, WR pulse width	Fig. 3.1.1	tc(XIN)-10			ns
twL(RD) twL(WR)	RD pulse width, WR pulse width (When one-wait is valid)		3tc(XIN)-10			ns
$td(AH-\overline{RD})$ $td(AH-\overline{WR})$	After AD15–AD8 RD delay time After AD15–AD8 WR delay time		tc(XIN)-35	tc(XIN)—15		ns
$td(AL-\overline{RD})$ $td(AL-\overline{WR})$	After AD7–AD0 RD delay time After AD7–AD0 WR delay time		tc(XIN)-40	tc(XIN)-20		ns
tv(RD−AH) tv(WR−AH)	After RD AD15–AD8 valid time After WR AD15–AD8 valid time		0	5		ns
tv(RD −AL) tv(WR −AL)	After RD AD7–AD0 valid time After WR AD7–AD0 valid time	1	0	5		ns
td(₩R–DB)	After WR data bus delay time]		15	65	ns
tv(WR–DB)	After WR data bus valid time		10			ns
td(RESET-RESETout)	RESETOUT output delay time]			200	ns
tv(φ− RESET)	RESETOUT output valid time (Note)]	0		200	ns

Note : The RESETOUT goes "H" in sync with the fall of the ϕ clock that is anywhere between about 8 cycle and 13 cycles after the RESET input goes "H".

3.1 Electrical characteristics

Table 3.1.10 Timing requirements in memory expansion mode and microprocessor mode (2) 2 0 1/ 1/00 110

	(Vcc = 3.0 V, Vss = 0 V, Ta = -2	20 to 85 °	C, unless	otherwis	e noted)
Symbol	Parameter		Limits		Unit
Symbol	Parameter	Min.	Тур.	Max.	Unit
tsu(ONW –∳)	Before	-20			ns
th(φ– ΟΝW)	After $\phi \overline{ONW}$ input hold time	-20			ns
tsu(DB–φ)	Before	180			ns
th(φ–DB)	After	0			ns
$\begin{array}{c} tsu(\overline{\text{ONW}}-\overline{\text{RD}})\\ tsu(\overline{\text{ONW}}-\overline{\text{WR}}) \end{array}$	Before RD ONW input set up time Before WR ONW input set up time	-20			ns
th(RD-ONW) th(WR-ONW)	After RD ONW input hold time After WR ONW input hold time	-20			ns
tsu(DB- RD)	Before RD data bus set up time	185			ns
th(RD–DB)	After RD data bus hold time	0			ns

Table 3.1.11 Switching characteristics in memory expansion mode and microprocessor mode (2)

(Vcc = 3.0 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		Unit
l'alameter		Min.	Тур.	Max.		
tc(\$)	φ clock cycle time			2tc(XIN)		ns
twH(φ)	φ clock "H" pulse width		tc(XIN)-20			ns
twL(ø)	<pre></pre>		tc(XIN)-20			ns
td(φ–AH)	After				150	ns
tv(φ–AH)	After		10	15		ns
td(¢–AL)	After				150	ns
tν(φ–AL)	After		10	15		ns
td(¢–SYNC)	SYNC delay time			40		ns
tv(∳–SYNC)	SYNC valid time			20		ns
td(φ–₩R)	\overline{RD} and \overline{WR} delay time			15	25	ns
tv(φ−WR)	\overline{RD} and \overline{WR} valid time		3	7	15	ns
td(φ−DB)	After ϕ data bus delay time				200	ns
tv(φ−DB)	After		15			ns
twL(RD)	RD pulse width, WR pulse width	Fig. 3.1.1	tc(XIN)-20			ns
twL(NR)	RD pulse width, WR pulse width (When one-wait is valid)		3tc(Xın)—20			ns
td(AH– RD) td(AH– WR)	After AD15–AD8 RD delay time After AD15–AD8 WR delay time		tc(XIN)-145			ns
$td(AL-\overline{RD})$ $td(AL-\overline{WR})$	After AD7–AD0 RD delay time After AD7–AD0 WR delay time		tc(XIN)-145			ns
tv(RD−AH) tv(WR−AH)	After RD AD15–AD8 valid time After WR AD15–AD8 valid time		5	10		ns
tv(RD–AL) tv(WR–AL)	After RD AD7–AD0 valid time After WR AD7–AD0 valid time		5	10		ns
td(₩R–DB)	After WR data bus delay time	1			195	ns
tv(₩R–DB)	After WR data bus valid time	1	10			ns
td(RESET-RESETout)	RESETOUT output delay time				300	ns
tv(- RESET)	RESETOUT output valid time (Note)]	0		300	ns

Note: The RESETOUT goes "H" in sync with the fall of the ϕ clock that is anywhere between about 8 cycle and 13 cycles after the RESET input goes "H".

3.1 Electrical characteristics

3.1.5 Absolute maximum ratings (Extended operating temperature version)

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		-0.3 to 7.0	V
VI	Input voltage P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P70, P71		-0.3 to Vcc +0.3	V
Vi	Input voltage RESET, XIN	All voltages are based on Vss. Output transistors are cut off.	-0.3 to Vcc +0.3	V
Vi	Input voltage CNVss		-0.3 to 13	V
Vo	Output voltage P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P70, P71, XOUT		-0.3 to Vcc +0.3	V
Pd	Power dissipation	Ta = 25 °C	1000(Note)	mW
Topr	Operating temperature		-40 to 85	°C
Tstg	Storage temperature		-65 to 150	°C

Note: 300 mW in case of the flat package.

3.1.6 Recommended operating conditions (Extended operating temperature version)

Table 3.1.13 Recommended operating conditions (Extended operating temperature version)

Symbol			Limits			
		Parameter	Min.	Тур.	Max.	Unit
Vcc	Power source voltage		4.0	5.0	5.5	V
Vss	Power source voltage			0		V
Vih	"H" input voltage	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P70, P71	0.8 Vcc		Vcc	V
Vih	"H" input voltage	RESET, XIN, CNVss	0.8 Vcc		Vcc	V
VIL	"L" input voltage	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70, P71	0		0.2 Vcc	V
VIL	"L" input voltage	RESET, CNVss	0		0.2 Vcc	V
VIL	"L" input voltage	XIN	0		0.16 Vcc	V
Σ IOH(peak)	"H" total peak output current	P00–P07, P10–P17, P20–P27, P30–P37 (Note 1)			-80	mA
Σ IOH(peak)	"H" total peak output current	P40-P47,P50-P57, P60-P67, P70, P71 (Note 1)			-80	mA
Σ IOL(peak)	"L" total peak output current	P00-P07, P10-P17, P20-P27, P30-P37 (Note 1)			80	mA
Σ IOL(peak)	"L" total peak output current	P40-P47,P50-P57, P60-P67, P70, P71 (Note 1)			80	mA
Σ IOH(avg)	"H" total average output current	P00-P07, P10-P17, P20-P27, P30-P37 (Note 1)			-40	mA
Σ IOH(avg)	"H" total average output current	P40-P47,P50-P57, P60-P67, P70, P71 (Note 1)			-40	mA
Σ IOL(avg)	"L" total average output current	P00-P07, P10-P17, P20-P27, P30-P37 (Note 1)			40	mA
Σ IOL(avg)	"L" total average output current	P40-P47,P50-P57, P60-P67, P70, P71 (Note 1)			40	mA
IOH(peak)	"H" peak output current	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P70, P71 (Note 2)			-10	mA
IOL(peak)	"L" peak output current	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70, P71 (Note 2)			10	mA
IOH(avg)	"H" average output current	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P70, P71 (Note 3)			-5	mA
IOL(avg)	"L" average output current	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P70, P71 (Note 3)			5	mA
f(XIN)	Internal clock oscillation frequen	ICV			8	MHz

Note 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.

2: The peak output current is the peak current flowing in each port.

3: The average output current IOL(avg), IOH(avg) in an average value measured over 100 ms.

3.1 Electrical characteristics

3.1.7 Electrical characteristics (Extended operating temperature version)

Table 3.1.14 Electrical characteristics (Extended operating temperature version)

			(VCC = 4.0 to 5.5 V, Vss	5 = 0 V, Ta = -	40 to 85 °	C, unless	otherwis	e noted
Symbol	Parameter	Test conditions		Limits			Unit	
Symbol		Tarameter	lest condition	15	Min.	Тур.	Max.	Unit
Vон	"H" output voltage	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70, P71 (Note)	Юн = -10 mA		Vcc-2.0			V
Vol	"L" output voltage	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47,P50-P57, P60-P67, P70, P71	IOL = 10 mA				2.0	V
Vt+ – Vt–	Hysteresis	CNTR0, CNTR1, INT0-INT5				0.4		V
Vt+ – Vt–	Hysteresis	RxD, Sclk				0.5		V
Vt+ – Vt–	Hysteresis	RESET				0.5		V
Іін	"H" input current	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P70, P71					5.0	μA
Іін	"H" input current	RESET, CNVss	VI = VCC				5.0	μA
Ін	"H" input current	XIN	VI = VCC	6		4		μA
lı∟	"L" input current	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P70, P71, RESET, CNVss					-5.0	μA
lı∟	"L" input current	XIN	VI = VSS	6		-4		μA
Vram	RAM hold voltage		When clock stopped	All	2.0		5.5	V
			f(XIN) = 8 MHz			6.4	13	
						4	8	
				sexecuted		1.5		mA
ICC	Power source current		When WIT instruction is with f(XIN) = 5 MHz	sexecuted		1		
			When STP instruction is executed with clock	Ta = 25 °C		0.1	1	
			stopped, output transistors isolated.	Ta = 85 °C			10	μA

Note: P45 is measured when the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

3.1 Electrical characteristics

3.1.8 Timing requirements and Switching characteristics (Extended operating temperature version)

Table 3.1.15 Timing requirements (Extended operating temperature version)

	(VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = -4.0 to 5.5 V, VSS = -4.0 to 5.5 to 5.5 V, VSS = -4.0 to 5.5 to 5.5 to 5.5 to 5.5 to	40 to 85 °	C, unless	otherwis	e noted)	
Symbol	Parameter		Limits			
Symbol	Falanielei	Min.	Тур.	Max.	- Unit	
tW(RESET)	Reset input "L" pulse width	2			μs	
tc(XIN)	External clock input cycle time	125			ns	
tWH(XIN)	External clock input "H" pulse width	50			ns	
tWL(XIN)	External clock input "L" pulse width	50			ns	
tc(CNTR)	CNTR ₀ , CNTR ₁ input cycle time	200			ns	
tWH(CNTR)	CNTR0, CNTR1 input "H" pulse width	80			ns	
tWL(CNTR)	CNTR ₀ , CNTR ₁ input "L" pulse width	80			ns	
twh(INT)	INTo to INT5 input "H" pulse width	80			ns	
twl(INT)	INTo to INT5 input "L" pulse width	80			ns	
tc(Sc∟ĸ)	Serial I/O clock input cycle time (Note)	800			ns	
tWH(Sc∟ĸ)	Serial I/O clock input "H" pulse width (Note)	370			ns	
tWL(Sclк)	Serial I/O clock input "L" pulse width (Note)	370			ns	
tsu(RxD-Sclk)	Serial I/O input set up time	220			ns	
th(Sclк–RxD)	Serial I/O input hold time	100			ns	

Note: Bit 6 of address 001A16 is "1". Divide this value by four bit 6 of address 001A16 is "0"...

Table 3.1.16 Switching characteristics (Extended operating temperature version)

(Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		Unit
Symbol	Falanielei	Test conditions	Min.	Тур.	Max.	
tWH(Sc∟ĸ)	Serial I/O clock output "H" pulse width		tc(Sclк)/2-30			ns
tWL(Sclк)	Serial I/O clock output "L" pulse width		tc(Sclк)/2-30			ns
td(Sclk-TxD)	Serial I/O output delay time (Note 1)				140	ns
tv(Sclк-TxD)	Serial I/O output valid time (Note 1)	Fig. 3.1.1	-30			ns
tr(Sc∟ĸ)	Serial I/O clock output rise time	Fig. 3.1.1			30	ns
tf(Sclк)	Serial I/O clock output fall time				30	ns
tr(CMOS)	CMOS output rise time (Note 2)			10	30	ns
tf(CMOS)	CMOS output fall time (Note 2)			10	30	ns

Note1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

2: XOUT pin is excluded.

3.1 Electrical characteristics

Table 3.1.17 Timing requirements in memory expansion mode and microprocessor mode

(Extended operating temperature version) (VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = -40 to 85 °C, unless otherwise noted)

Sumbol	Parameter		Limits		Unit
Symbol	Parameter	Min.	Тур.	Max.	Unit
tsu(ONW –∳)	Before	-20			ns
th(φ– ONW)	After	-20			ns
tsu(DB–φ)	Before ϕ data bus set up time	60			ns
th(φ–DB)	After ϕ data bus hold time	0			ns
$\begin{array}{l} tsu(\overline{\text{ONW}}-\overline{\text{RD}})\\ tsu(\overline{\text{ONW}}-\overline{\text{WR}}) \end{array}$	Before RD ONW input set up time Before WR ONW input set up time	-20			ns
$\begin{array}{l} th(\overline{RD}-\overline{ONW})\\ th(\overline{WR}-\overline{ONW}) \end{array}$	After RD ONW input hold time After WR ONW input hold time	-20			ns
tsu(DB-RD)	Before RD data bus set up time	65			ns
th(RD–DB)	After RD data bus hold time	0			ns

Table 3.1.18 Switching characteristics in memory expansion mode and microprocessor mode

(Extended operating temperature version) (Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = 40 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		Unit
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
tc(\$)	φ clock cycle time			2tc(XIN)		ns
twH(¢)	φ clock "H" pulse width		tc(XIN)-10			ns
twL(φ)	φ clock "L" pulse width		tc(XIN)-10			ns
td(¢–AH)	After			20	40	ns
tv(φ−AH)	After		6	10		ns
td(¢–AL)	After			25	45	ns
tv(q-AL)	After		6	10		ns
td(¢-SYNC)	SYNC delay time			20		ns
tv(¢-SYNC)	SYNC valid time			10		ns
td(φ−WR)	RD and WR delay time			10	20	ns
tv(φ−₩R)	RD and WR valid time		3	5	10	ns
td(φ–DB)	After			20	70	ns
tv(∳–DB)	After		15			ns
twL(RD)	RD pulse width, WR pulse width	Fig. 3.1.1	tc(XIN)-10			ns
twL(RD) twL(WR)	RD pulse width, WR pulse width (When one-wait is valid)		3tc(XIN)-10			ns
$td(AH-\overline{RD})$ $td(AH-\overline{WR})$	After AD15–AD8 RD delay time After AD15–AD8 WR delay time		tc(XIN)—35	tc(XIN)-15		ns
td(AL– RD) td(AL– WR)	After AD7–AD0 RD delay time After AD7–AD0 WR delay time		tc(XIN)-40	tc(XIN)-20		ns
tv(RD−AH) tv(WR−AH)	After RD AD15–AD8 valid time After WR AD15–AD8 valid time		0	5		ns
tv(RD –AL) tv(WR –AL)	After RD AD7–AD0 valid time After WR AD7–AD0 valid time		0	5		ns
td(WR–DB)	After WR data bus delay time			15	65	ns
tv(WR–DB)	After WR data bus valid time		10			ns
td(RESET-RESETout)	RESETOUT output delay time				200	ns
tv(o-RESET)	RESETOUT output valid time (Note)		0		200	ns

Note : The RESETOUT output goes "H" in sync with the fall of the φ clock that is anywhere between about 8 cycle and 13 cycles after the RESET input goes "H".




Fig. 3.1.1 Circuit for measuring output switching characteristics

3.1 Electrical characteristics

3.1.9 Timing diagram




Fig. 3.1.2 Timing diagram (in single-chip mode)

3.1 Electrical characteristics




Fig. 3.1.3 Timing diagram (in memory expansion mode and microprocessor mode) (1)

3.1 Electrical characteristics




Fig. 3.1.4 Timing diagram (in memory expansion mode and microprocessor mode) (2)

3.2 Standard characteristics

3.2 Standard characteristics

3.2.1 Power source current characteristic examples

Figures 3.2.1 and Figure 3.2.2 show power source current characteristic examples.




Fig. 3.2.1 Power source current characteristic example




Fig. 3.2.2 Power source current characteristic example (in wait mode)

3.2 Standard characteristics

3.2.2 Port standard characteristic examples

Figures 3.2.3, Figure 3.2.4, Figure 3.2.5 and Figure 3.2.6 show port standard characteristic examples.




Fig. 3.2.3 Standard characteristic example of CMOS output port at P-channel drive (1)





Fig. 3.2.4 Standard characteristic example of CMOS output port at P-channel drive (2)

3.2 Standard characteristics






Fig. 3.2.6 Standard characteristic example of CMOS output port at N-channel drive (2)

3.3 Notes on use

3.3 Notes on use

3.3.1 Notes on interrupts

(1) Sequence for switching an external interrupt detection edge


When the external interrupt detection edge must be switched, make sure the following sequence.

Reason

The interrupt circuit recognizes the switching of the detection edge as the change of external input signals. This may cause an unnecessary interrupt.

(2) Bits 7 and 6 of the interrupt control register 2 Fix the bits 7 and 6 of the interrupt control register 2 (Address:003F₁₆) to "0".

Figure 3.3.1 shows the structure of the interrupt control register 2.






Fig. 3.3.1 Structure of interrupt control register 2

3.3.2 Notes on the serial I/O

(1) Stop of data transmission

As for the serial I/O that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the transmit enable bit to "0" (transmit disabled), and clear the serial I/O enable bit to "0" (serial I/O disabled)in the following cases :

- when stopping data transmission during transmitting data in the clock synchronous serial I/O mode
- when stopping data transmission during transmitting data in the UART mode
- when stopping only data transmission during transmitting and receiving data in the UART mode

Reason

Since transmission is not stopped and the transmission circuit is not initialized even if the serial I/O enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD, RxD, SCLK, and SRDY function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, the data is transferred to the transmit shift register and start tp be sjifted. When the serial I/O enable bit is set to "1" at this time, the data during internally shifting is output to the TxD pin and ti may cause an operation failure to a microcomputer.

(2) Stop of data reception

As for the serial I/O that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the receive enable bit to "0" (receive disabled), or clear the serial I/O enable bit to "0" (serial I/O disabled) in the following case :

• when stopping data reception during receiving data in the clock synchronous serial I/O mode Clear the receive enable bit to "0" (receive disabled) in the following cases :

- when stopping data reception during receiving data in the UART mode
- when stopping only data reception during transmitting and receiving data in the UART mode

3.3 Notes on use

(3) Stop of data transmission and reception in a clock synchronous serial I/O mode

As for the serial I/O that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear both the transmit enable bit and receive enable bit to "0" (transmit and receive disabled) at the same time in the following case:

• when stopping data transmission and reception during transmitting and receiving data in the clock synchronous mode (when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

Reason

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.


In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to "0" (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/O enable bit to "0" (serial I/O disabled) (refer to (1)).

(4) The $\overline{\mathbf{S}\mathbf{R}\mathbf{D}\mathbf{Y}}$ pin on a receiving side

When signals are output from the SRDY pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the SRDY output enable bit, and the transmit enable bit to "1" (transmit enabled).

(5) Stop of data reception in a clock synchronous serial I/O mode

Set the serial I/O control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to "0."



(6) Control of data transmission using the transmit shift completion flag

The transmit shift completion flag changes from "1" to "0" with a delay of 0.5 to 1.5 shift clocks. When checking the transmit shift completion flag after writing a data to the transmit buffer register for controlling a data transmission, note this delay.

(7) Control of data transmission using an external clock

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to "1" at "H" level of the SCLK input signal. Also, write data to the transmit buffer register at "H" level of the SCLK input signal.

3.3.3 Notes on the RESET pin

When a rising time of the reset signal is long, connect a ceramic capacitor or others across the RESET pin and the Vss pin. And use a 1000 pF or more capacitor for high frequency use. When connecting the capacitor, make sure the following :

•Make the length of the wiring which is connected to a capacitor the shortest possible.

•Make sure to check the operation of application products on the user side.

Reason

If the several nanosecond or several ten nanosecond impulse noise enters the RESET pin, a microcomputer may malfunction.

3.3 Notes on use

3.3.4 Notes on input and output pins

(1) Fix of a port input level in stand-by state

Fix input levels of an input and an I/O port for getting effect of low-power dissipation in stand-by state*, especially for the I/O ports of the N-channel open-drain.

Pull-up (connect the port to Vcc) or pull-down (connect the port to Vss) these ports through a resistor.

When determining a resistance value, make sure the following:

External circuit

•Variation of output levels during the ordinary operation

* stand-by state : the stop mode by executing the **STP** instruction the wait mode by executing the **WIT** instruction

Reason

Even when setting as an output port with its direction register, in the following state :

•N-channel.....when the content of the port latch is "1"

the transistor becomes the OFF state, which causes the ports to be the high-impedance state. Make sure that the level becomes "undefined" depending on external circuits.

Accordingly, the potential which is input to the input buffer in a microcomputer is unstable in the state that input levels of an input and an I/O port are "undefined." This may cause power source current.

(2) Modify of the content of I/O port latch

When the content of the port latch of an I/O port is modified with the bit managing instruction*, the value of the unspecified bit may be changed.

Reason

The bit managing instruction is read-modify-write instruction for reading and writing data by a byte unit. Accordingly, when this instruction is executed on one bit of the port latch of an I/O port, the following is executed to all bits of the port latch.

- •As for a bit which is set as an input port : The pin state is read in the CPU, and is written to this bit after bit managing.
- •As for a bit which is set as an output port : The bit value is read in the CPU, and is written to this bit after bit managing.

Make sure the following :

- •Even when a port which is set as an output port is changed for an input port, its port latch holds the output data.
- •Even when a bit of a port latch which is set as an input port is not speccified with a bit managing instruction, its value may be changed in case where content of the pin differs from a content of the port latch.

* bit managing instructions : SEB and CLB instruction

3.3 Notes on use

3.3.5 Notes on memory expansion mode and microprocessor mode

(1) Writing data to the port latch of port P3

In the memory expansion or the microprocessor mode, ports P30 and P31 can be used as the output port. Use the LDM or STA instruction for writing data to the port latch (address 000616) of port P3.

When using a read-modify-write instruction (the **SEB** or the **CLB** instruction), allocate the read and the write enabled memory at address 000616.

Reason

In the memory expansion or microprocessor mode, address 000616 is allocated in the external area. Accordingly,

- Data is read from the external memory.
- Data is written to both the port latch of the port P3 and the external memory.

Accordingly, when executing a read-modify-write instruction for address 000616, external memory data is read and modified, and the result is written in both the port latch of the port P3 and the external memory. If the read enabled memory is not allocated at address 000616, the read data is undefined. The undefined data is modified and written to the port latch of the port P3 becomes "undefined."

(2) Overlap of an internal memory and an external memory

When the internal and the external memory are overlapped in the memory expansion mode, the internal memory is valid in this overlapped area. When the CPU writes or reads to this area, the following is performed :

• When reading data

Only the data in the internal memory is read into the CPU and the data in the external memory is not read into the CPU. However, as the read signal and address are still valid, the external memory data of the corresponding address is output to the external data bus.

When writing data

Data is written in both the internal and the external memory.

3.3 Notes on use

3.3.6 Notes on built-in PROM

(1) Programming adapter

To write or read data into/from the internal PROM, use the dedicated programming adapter and general-purpose PROM programmer as shown in Table 3.3.1.

Table 3.3.1 Programming adapter

Microcomputer		Programming adapter
M38002E4SS		
M38004E8SS		
M38002E2SP		
M38002E4SP		
M38004E8SP		PCA4738S-64A
(one-time blank)		$\mathbf{\lambda}$
M38002E4DSP		0.0
(one-time blank)		
M38002E4FS		PCA4738L-64A
M38004E8FS		PCA4730L-04A
M38002E2FP		
M38002E4FP		
M38004E8FP		
(one-time blank)		PCA4738F-64A
M38002E4DFP	0	
(one-time blank)		

(2) Write and read

In PROM mode, operation is the same as that of the M5M27C256AK, but programming conditions of PROM programmer are not set automatically because there are no internal device ID codes.

Accurately set the following conditions for data write/read. Take care not to apply 21 V to Vpp pin (is also used as the CNVss pin), or the product may be permanently damaged.

- Programming voltage : 12.5 V
- Setting of programming adapter switch : refer to table 3.3.2
- Setting of PROM programmer address : refer to table 3.3.3

Table 3.3.2 Setting of programming adapter switch

Programming adapter	SW 1	SW 2	SW 3
PCA4738S-64A			
PCA4738L-64A	CMOS	CMOS	OFF
PCA4738F-64A			

3.3 Notes on use

Table 3.3.3 Setting of PROM programmer address

	-	
Microcomputer	PROM programmer start address	PROM programmer completion address
M38002E2SP	Address : 608016 (Note 1)	Address : 7FFD16 (Note 1)
M38002E2FP		
M38002E4SS		
M38002E4SP		
M38002E4FS		
M38002E4FP	Address : 408016 (Note 2)	Address : 7FFD16 (Note 2)
M38002E4DSP		
M38002E4DFP		
M38004E8SS		
M38004E8SP		
M38004E8FS	Address : 008016 (Note 3)	Address : 7FFD16 (Note 3)
M38004E8FP		

Note1 : Addresses E08016 to FFFD16 in the internal PROM correspond to addresses 608016 to 7FFD16 in the ROM programmer.

- 2 : Addresses C08016 to FFFD16 in the internal PROM correspond to addresses 408016 to 7FFD16 in the ROM programmer.
- 3 : Addresses 808016 to FFFD16 in the internal PROM correspond to addresses 008016 to 7FFD16 in the ROM programmer.

(3) Erasing

Contents of the windowed EPROM are erased through an ultraviolet light source of the wavelength 2537-Ångstrom . At least 15 W-sec/cm² are required to erase EPROM contents.

3.4 Countermeasures against noise

3.4 Countermeasures against noise

Countermeasures against noise are described below. The following countermeasures are effective against noise in theory, however, it is necessary not only to take measures as follows but to evaluate before actual use.

3.4.1 Shortest wiring length

The wiring on a printed circuit board can be as an antenna which feeds noise into the microcomputer. The shorter the total wiring length (by mm unit), the less the possibility of noise insertion into a microcomputer.

(1) Wiring for the RESET pin

Make the length of wiring which is connected to the RESET pin as short as possible. Especially, connect a capacitor across the RESET pin and the Vss pin with the shortest possible wiring (within 20mm).

Reason

The reset works to initialize a microcomputer.

The width of a pulse input into the RESET pin is determined by the timing necessary conditions. If noise having a shorter pulse width than the standard is input to the RESET pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.




Fig. 3.4.1 Wiring for the RESET pin

(2) Wiring for clock input/output pins


- •Make the length of wiring which is connected to clock I/O pins as short as possible.
- •Make the length of wiring (within 20mm) across the grounding lead of a capacitor which is connected to an oscillatorand the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.


Reason

A microcomputer's operation synchronizes with a clock generated by the oscillator (circuit). If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a malfunction or program runaway.

Also, if a potential difference is caused by the noise between the VSS level of a microcomputer and the VSS level of an oscillator, the correct clock will not be input in the microcomputer.

3.4 Countermeasures against noise





(3) Wiring for the VPP pin of the One Time PROM version and the EPROM version (In this microcomputer the VPP pin is also used

(In this microcomputer the VPP pin is also used as the CNVss pin)

Connect an approximately 5 k Ω resistor to the VPP pin the shortest possible in series and also to the VSS pin. When not connecting the resistor, make the length of wiring between the VPP pin and the VSS pin the shortest possible.

Note: Even when a circuit which inclued an approximately $5 \text{ k}\Omega$ resistor is used in the Mask ROM version, the maicrocomputer operates correctly.

Reason

The VPP pin of the One Time PROM and the EPROM version is the power source input pin for the built-in PROM. When programming in the built-in PROM, the impedance of the VPP pin is low to allow the electric current for wiring flow into the PROM. Because of this, noise can enter easily. If noise enters the VPP pin, abnormal in struction codes or data are read from the built-in PROM, which may cause a program runaway.

3.4.2 Connection of a bypass capacitor across the Vss line and the Vcc line

Connect an approximately 0.1 μ F bypass capacitor across the Vss line and the Vcc line as follows:

- •Connect a bypass capacitor across the Vss pin and the Vcc pin at equal length .
- Connect a bypass capacitor across the Vss pin and the Vcc pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and Vcc line.




Fig. 3.4.3 Wiring for the VPP pin of the One Time PROM and the EPROM version




Fig. 3.4.4 Bypass capacitor across the Vss line and the Vcc line

3.4 Countermeasures against noise

3.4.3. Consideration for oscillator

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

(1) Keeping an oscillator away from large current signal lines

Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.

(2) Keeping an oscillator away from signal lines where potential levels change frequently

Install an oscillator and a connecting pattern of an osillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

Reason

Signal lines where potential levels change frequently (such as the CNTR pin line) may affect other lines at signal rising or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.

3.4.4 Setup for I/O ports

Setup I/O ports using hardware and software as follows:

<Hardware>

•Connect a resistor of 100Ω or more to an I/O port inseries.

<Software>

- •As for an input port, read data several times by a program for checking whether input levels are equal or not.
- As for an output port, since the output data may reverse because of noise, rewrite data to its port latch at fixed periods.
- •Rewirte data to direction registers and pull-up control registers (only the product having it) at fixed periods.




Fig.3.4.5 Wiring for a large current signal line




Fig.3.4.6 Wiring to a signal line where potential levels change frequently




Fig. 3.4.7 Setup for I/O ports

When a direction register is set for input port again at fixed periods, a several-nanosecond short pulse may be output from this port. If this is undesirable, connect a capacitor to this port to remove the noise pulse.

3.4 Countermeasures against noise

3.4.5 Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer. The following shows an example of a watchdog timer provided by software.

In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine. This example assumes that interrupt processing is repeated multiple times in a single main routine processing.

<The main routine>

 Assigns a single byte of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value N should satisfy the following condition:




Fig. 3.4.8 Watchdog timer by software

N+1 ≥ (Counts of interrupt processing executed in each main routine)

As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.

- •Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing count after the initial value N has been set.
- •Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following cases:

If the SWDT contents do not change after interrupt processing

<The interrupt processing routine>


•Decrements the SWDT contents by 1 at each interrupt processing.

•Determins that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).

•Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

When the contents of the SWDT reach 0 or less by continuative decrement without initializing to the initial value N.

3.5 List of registers








Fig. 3.5.2 Structure of Port Pi direction register (i = 0, 1, 2, 3, 4, 5, 6, 7)




Fig. 3.5.3 Structure of Transmit/Receive buffer register

Serial I/O status register						
b7 b6 b5 b4 b3 b2 b1 b0						
	S	erial I/O status reigster (SIOSTS) [Address : 1916]			
	В	Name	Function	At reset	R	N
	0	Transmit buffer empty flag (TBE)	0 : Buffer full 1 : Buffer empty	0	0	×
	1	Receive buffer full flag (RBF)	0 : Buffer empty 1 : Buffer full	0	0	×
	2	Transmit shift register shift completion flag (TSC)	0 : Transmit shift in progress 1 : Transmit shift completed	0	0	X
	3	Overrun error flag (OE)	0 : No error 1 : Overrun error	0	0	×
	4	Parity error flag (PE)	0 : No error 1 : Parity error	0	0	×
	5	Framing error flag (FE)	0 : No error 1 : Framing error	0	0	×
	6	Summing error flag (SE)	0 : (OE) ∪ (PE) ∪ (FE) = 0 1 : (OE) ∪ (PE) ∪ (FE) = 1	0	0	×
L	7	Nothing is allocated for this bit. When this bit is read out, the v		1	0	×

Fig. 3.5.4 Structure of Serial I/O status register




Fig. 3.5.5 Structure of Serial I/O control register

b7 b6 b5 b4 b3 b2 b1 b0	UART control register (UARTC	NI) [Address : 1Bec]		
	B Name	Function	At reset	RW
	0 Character length selection bit (CHAS)	0 : 8 bits 1 : 7 bits	0	00
	1 Parity enable bit (PARE)	0 : Parity checking disabled1 : Parity checking enabled	0	00
	2 Parity selection bit (PARS)	0 : Even parity 1 : Odd parity	0	00
	3 Stop bit length selection bit (STPS)	0 : 1 stop bit 1 : 2 stop bits	0	00
	4 P45/TxD P-channel output disable bit (POFF)	In output mode 0 : CMOS output 1 : N-channel open-drain output	0	00
	5 Nothing is allocated for the	ese bits. These are write	1	0 X
! !	6 disabled bits. When these	bits are read out, the	1	○ x
L	7 values are "1."		1 1	○ x







Fig. 3.5.7 Structure of Baud rate generator

Prescaler 12, Prescaler X, Pres	escaler 12 (PRE12), Prescaler X (PREX), Prescaler Y (PREY) [Address : 2016, 2416, 2616]			
В	Function	At reset	R	W
	The count value of each prescaler is set.The value set in this register is written to both the prescaler and	1	0	0
	 the prescaler latch at the same time. When the prescaler is read out, the value (count value) of the prescaler is read out. 	1	0	0
2	prescaler is read out.	1	0	0
3		1	0	0
4		1	0	0
5		1	0	0
6		1	0	0
L7		1	0	0

Fig. 3.5.8 Structure of Prescaler 12, Prescaler X, Prescaler Y

3.5 List of registers



Timer 2, Timer X, Tim b7 b6 b5 b4 b3 b2 b7	1 b0	mer 2 (T2), Timer X (TX), Timer Y (TY) [Address : 2216, 2516, 2716]		
	В	Function	At reset	R۷
• The value set in this register is writte Timer latch at the same time.		The count value of each timer is set.The value set in this register is written to both the Timer and the	1	0
	1	• When the Timer is read out, the value (count value) of the Timer	1	00
	2	is read out.	1	00
		1	00	
	4		1	00
	5		1	00
6		1	00	
L	7		1	0

Fig. 3.5.10 Structure of Timer 2, Timer X, Timer Y

b7 b6 b5 b4 b3 b2 b1 b0						
	Ti	mer XY mode register (TM) [A	ddress : 2316]			
	В	Name	Function	At reset	R	W
	0	Timer X operating mode bit	0 0 : Timer mode 0 1 : Pulse output mode	0	0	0
	1		1 0 : Event counter mode 1 1 : Pulse width measurement mode	0	0	0
	2	CNTR ₀ active edge switch bit	It depends on the operating mode of the Timer X (refer to Table 3.5.1).	0	0	0
	3	Timer X count stop bit	0 : Count start 1 : Count stop	0	0	0
	4	Timer Y operating mode bit	0 0: Timer mode 0 1: Pulse output mode	0	0	0
	5		1 0 : Event counter mode 1 1 : Pulse width measurement mode	0	0	0
	6	CNTR1 active edge switch bit	It depends on the operating mode of the Timer Y (refer to Table 3.5.1).	0	0	0
L	7	Timer Y count stop bit	0 : Count start 1 : Count stop	0	0	0

Fig. 3.5.11 Structure of Timer XY mode register

Table. 3.5.1 Function of CNTR0/CNTR1 edge switch bit

Operating mode of Timer X/Timer Y		Function of CNTR0/CNTR1 edge switch bit (bits 2 and 6)	
Timer mode	."0"	 Generation of CNTR0/CNTR1 interrupt request : Falling edge 	
	0	(No effect on timer count)	
	"1"	Generation of CNTR0/CNTR1 interrupt request : Rising edge	
		(No effect on timer count)	
Pulse output mode	"0"	 Start of pulse output : From "H" level 	
	-0-	 Generation of CNTR0/CNTR1 interrupt request : Falling edge 	
	"1"	Start of pulse output : From "L" level	
	"1"	Generation of CNTR0/CNTR1 interrupt request : Rising edge	
Event counter mode	"0"	 Timer X/Timer Y : Count of rising edge 	
	"0"	Generation of CNTR0/CNTR1 interrupt request : Falling edge	
	"1"	 Timer X/Timer Y : Count of falling edge 	
		Generation of CNTR0/CNTR1 interrupt request : Rising edge	
Pulse width measurement mode	"0"	 Timer X/Timer Y : Measurement of "H" level width 	
	"0"	 Generation of CNTR0/CNTR1 interrupt request : Falling edge 	
	"4"	• Timer X/Timer Y : Measurement of "L" level width	
	"1"	 Generation of CNTR0/CNTR1 interrupt request : Rising edge 	






Fig. 3.5.12 Structure of Interrupt edge selection register








Fig. 3.5.14 Structure of Interrupt request register 1

b7 b6 b5 b4 b3 b2 b1 b0						
╺┯┹┯┹┯┹┯┹┯┹┯┹┯┹┯┹	Int	errupt request reigster 2 (IREQ)	2) [Address : 3D16]			
	В	Name	Function	At reset	R	Ν
	0	CNTRo interrupt request bit	0 : No interrupt request 1 : Interrupt request	0	0	*
	1	CNTR1 interrupt request bit	0 : No interrupt request 1 : Interrupt request	0	0	*
	2	INT2 interrupt request bit	0 : No interrupt request 1 : Interrupt request	0	0	*
	3	INT3 interrupt request bit	0 : No interrupt request 1 : Interrupt request	0	0	*
	4	INT4 interrupt request bit	0 : No interrupt request 1 : Interrupt request	0	0	*
	5	INT5 interrupt request bit	0 : No interrupt request 1 : Interrupt request	0	0	*
	6		its. These are write disabled bits.	0	0	X
l	7	When these bits are read out, t "0" is set by software, but not "		0	0	X

Fig. 3.5.15 Structure of Interrupt request register 2




Fig. 3.5.16 Structure of Interrupt control register 1




Fig. 3.5.17 Structure of Interrupt control register 2

3.6 Mask ROM ordering method

Mask ROM number

3.6 Mask ROM ordering method

GZZ-SH04-34B<13B0>

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38002M2-XXXSP/FP **MITSUBISHI ELECTRIC**

	Date:	
	Section head signature	Supervisor signature
Receipt		
ĽĽ.		

Note : Please fill in all items marked *.

(hexadecimal notation)

		Company		TEL	00	Submitted by	Supervisor
*	Customer	name		()	uanc		
		Date issued	Date:		Issu		

* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.


Microcomputer name :

M38002M2-XXXFP

Checksum code for entire EPROM

M38002M2-XXXSP

EPROM type (indicate the type used)



(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".

(2) The ASCII codes of the product name "M38002M2-" must be entered in addresses 000016 to 000816. And set the data "FF16" in addresses 000916 to 000F16. The ASCII codes and addresses are listed to the right in hexadecimal notation.

In the address space of the microcomputer, the internal ROM area is from address E08016 to FFFD16. The reset vector is stored in addresses FFFC16 and FFFD16.

Address		Address	
000016	'M' = 4D16	000816	' – ' = 2D ₁₆
000116	' 3' = 33 ₁₆	000916	FF16
000216	'8' = 38 16	000A16	FF16
000316	'0' = 30 ₁₆	000B16	FF16
000416	'0' = 30 ₁₆	000C16	FF16
000516	'2' = 32 ₁₆	000D16	FF16
000616	'M' = 4D ₁₆	000E16	FF16
000716	'2' = 32 16	000F16	FF16

(1/2)

3.6 Mask ROM ordering method

GZZ-SH04-34B<13B0>

Mask ROM number

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38002M2-XXXSP/FP **MITSUBISHI ELECTRIC**

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512
The pseudo-command	*=∆\$8000 .BYTE∆ 'M38002M2–'	*=∆\$0000 .BYTE∆ 'M38002M2–'

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (64P4B for M38002M2-XXXSP, 64P6N for M38002M2-XXXFP) and attach it to the mask ROM confirmation form.

* 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the XIN-XOUT oscillator?

Ceramic resonator	Quartz crystal
External clock input	🗌 Other ()
At what frequency?	f(XIN) = MHz
(2) In which operation mode will you use you	r microcomputer?
Single-chip mode	Memory expansion mode

Single-chip mode	Memory expansion

- Microprocessor mode
- * 4. Comments

(2/2)

3.6 Mask ROM ordering method

Mask ROM number

GZZ-SH04-79B<16A0>

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38002M2DXXXSP/FP MITSUBISHI ELECTRIC

pervisor
gnature

Note : Please fill in all items marked *.

		Company		TEL	00	Submitted by	Supervisor
*	Customer	name		()	uanc		
		Date issued	Date:		Issu sigr		

* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

M38002M2DXXXSP

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.


Microcomputer name :

M38002M2E

M38002M2DXXXFP

Checksum code for entire E	PROM	(hexadecimal notation)

EPROM type (indicate the type used)



(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".

(2) The ASCII codes of the product name "M38002M2D" must be entered in addresses 000016 to 000816. And set the data "FF16" in addresses 000916 to 000F16. The ASCII codes and addresses are listed to the right in hexadecimal notation. In the address space of the microcomputer, the internal ROM area is from address E080₁₆ to FFFD₁₆. The reset vector is stored in addresses FFFC₁₆ and FFFD₁₆.

Address		Address	
000016	'M' = 4D16	000816	'D' = 44 ₁₆
000116	' 3' = 33 ₁₆	000916	FF 16
000216	'8' = 38 16	000A16	FF16
000316	' 0' = 30 ₁₆	000B16	FF16
000416	'0' = 30 ₁₆	000C16	FF16
000516	'2' = 32 ₁₆	000D16	FF 16
000616	'M' = 4D ₁₆	000E16	FF 16
0007 16	'2' = 32 16	000F16	FF16

(1/2)

GZZ-SH04-79B<16A0>

Mask ROM number

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38002M2DXXXSP/FP **MITSUBISHI ELECTRIC**

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512
The pseudo-command	*=∆\$8000 .BYTE∆ 'M38002M2D'	*=∆\$0000 .BYTE∆ 'M38002M2D'

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (64P4B for M38002M2DXXXSP, 64P6N for M38002M2DXXXFP) and attach it to the mask ROM confirmation form.

3. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the XIN-XOUT oscillator?

	Ceramic resonator	Quartz crystal	
	External clock input	Other ()
At what fr	equency?	f(XIN) =	MHz
n which op	peration mode will you use your	microcomputer?	

(2) In which operation mode will you use your microcomputer?
--

	Single-chip mode		Memory expansion mode
\square	Microprocessor mode		

4. Comments

Mask ROM number

GZZ-SH03-22B<9YB0>

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38002M4-XXXSP/FP MITSUBISHI ELECTRIC

	Date:	
<u> </u>	Section head	Supervisor
eip	signature	signature
Receipt		
_		

Note : Please fill in all items marked *.

(hexadecimal notation)

		Company		TEL	00	Submitted by	Supervisor
*	Customer	name		()	uanc		
		Date issued	Date:		Issi sigr		

* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name :

EPROM type (indicate the type used)

M38002M4-XXXSP

M38002M4-XXXFP

Checksum code for entire EPROM

LI KOW type (indicate the type used)			
	27256	□ 27512	
EPROM a	ddress	EPROM address	
000016	Product name	000016 Product name	
000F16	ASCII code : 'M38002M4-'	ASCII code : 'M38002M4-'	
001016		001016	
407F16 408016 7FFD16 7FFE16 7FFF16	data ROM 16254 bytes	C07F16 C08016 FFFD16 FFFE16 FFFF16	

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
- (2) The ASCII codes of the product name "M38002M4-" must be entered in addresses 000016 to 000816. And set the data "FF16" in addresses 000916 to 000F16. The ASCII codes and addresses are listed to the right in hexadecimal notation.

In the address space of the microcomputer, the internal ROM area is from address C080₁₆ to FFFD₁₆. The reset vector is stored in addresses FFFC₁₆ and FFFD₁₆.

Address		Address	
000016	'M' = 4D ₁₆	000816	' – ' = 2D16
0001 16	' 3' = 33 ₁₆	000916	FF16
000216	'8' = 38 ₁₆	000A16	FF16
000316	'0' = 30 ₁₆	000B16	FF16
000416	'0' = 30 ₁₆	000C16	FF16
000516	'2' = 32 ₁₆	000D16	FF16
000616	'M' = 4D ₁₆	000E16	FF16
000716	'4' = 34 ₁₆	000F16	FF16

(1/2)

GZZ-SH03-22B<9YB0>

Mask ROM number

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38002M4-XXXSP/FP **MITSUBISHI ELECTRIC**

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512
The pseudo-command	*=∆\$8000 .BYTE∆ 'M38002M4–'	*=∆\$0000 .BYTE∆ 'M38002M4–'

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (64P4B for M38002M4-XXXSP, 64P6N for M38002M4-XXXFP) and attach it to the mask ROM confirmation form.

3. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the XIN-XOUT oscillator?

	Ceramic resonator	Quartz crystal	
	External clock input	Other ()
At what fr	equency?	f(XIN) =	MHz
n which op	peration mode will you use your	microcomputer?	

(2) In which operation	mode will you use	your microcompute	r?

	Single-chip mode	Memory expansion mode
\square	Microprocessor mode	

4. Comments

(2/2)

Mask ROM number

GZZ-SH05-12B<21A0>

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38002M4DXXXSP/FP MITSUBISHI ELECTRIC

pervisor
gnature

Note : Please fill in all items marked *.

(hexadecimal notation)

*		Company		TEL	00	Submitted by	Supervisor
	Customer	name		()	() Jatur		
		Date issued	Date:		Issu sigr		

* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.


If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name :

M38002M4DXXXSP M38002M

Checksum code for entire EPROM

M38002M4DXXXFP



(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".

(2) The ASCII codes of the product name "M38002M4D" must be entered in addresses 000016 to 000816. And set the data "FF16" in addresses 000916 to 000F16. The ASCII codes and addresses are listed to the right in hexadecimal notation. In the address space of the microcomputer, the internal ROM area is from address C080₁₆ to FFFD₁₆. The reset vector is stored in addresses FFFC₁₆ and FFFD₁₆.

Address		Address	
000016	'M' = 4D16	000816	'D' = 4416
000116	' 3' = 33 ₁₆	000916	FF16
000216	'8' = 38 16	000A16	FF16
000316	'0' = 30 ₁₆	000B16	FF16
000416	'0' = 30 ₁₆	000C16	FF16
000516	'2' = 32 ₁₆	000D16	FF16
000616	'M' = 4D ₁₆	000E16	FF16
000716	'4' = 34 16	000F16	FF 16

(1/2)

GZZ-SH05-12B<21A0>

Mask ROM number

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38002M4DXXXSP/FP **MITSUBISHI ELECTRIC**

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512
The pseudo-command	*=∆\$8000 .BYTE∆ 'M38002M4D'	*=∆\$0000 .BYTE∆ 'M38002M4D'

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (64P4B for M38002M4DXXXSP, 64P6N for M38002M4DXXXFP) and attach it to the mask ROM confirmation form.

3. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the XIN-XOUT oscillator?

	Ceramic resonator	Quartz crystal	
	External clock input	Other ()
At what fr	equency?	f(XIN) =	MHz
n which operation mode will you use your microcomputer?			

(2) In which operation mode will you use	your microcomputer?

- Single-chip mode Memory expansion mode \square Microprocessor mode
- * 4. Comments

Mask ROM number

GZZ-SH04-62B<14B0>

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38003M6-XXXSP/FP/HP MITSUBISHI ELECTRIC

	Date:	
	Section head	Supervisor
eipt	signature	signature
Receipt		

Note : Please fill in all items marked *.

		Company		TEL	e	е	Submitted by	Supervisor
*	Customer	name		()	nance	Jatur		
*		Date issued	Date:		S	sign		

* 1. Confirmation


Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name : D M38003M6-XXXSP D M38003M6-XXXFP M38003M6-XXXHP Checksum code for entire EPROM (hexadecimal notation)

EPROM type (indicate the type used)



(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".

(2) The ASCII codes of the product name "M38003M6-" must be entered in addresses 000016 to 000816. And set the data "FF16" in addresses 000916 to 000F16. The ASCII codes and addresses are listed to the right in hexadecimal notation. In the address space of the microcomputer, the internal ROM area is from address A080₁₆ to FFFD₁₆. The reset vector is stored in addresses FFFC₁₆ and FFFD₁₆.

Address		Address	
000016	'M' = 4D16	000816	' – ' = 2D16
0001 16	' 3' = 33 ₁₆	000916	FF16
000216	'8' = 38 16	000A16	FF ₁₆
000316	' 0' = 30 ₁₆	000B16	FF16
000416	'0' = 30 16	000C16	FF16
000516	' 3' = 33 ₁₆	000D16	FF16
000616	'M' = 4D ₁₆	000E16	FF16
000716	'6' = 36 ₁₆	000F16	FF16

(1/2)

GZZ-SH04-62B<14B0>

Mask ROM number

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38003M6-XXXSP/FP/HP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512
The pseudo-command	*=∆\$8000 .BYTE∆ 'M38003M6–'	*=∆\$0000 .BYTE∆ 'M38003M6–'

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (64P4B for M38003M6-XXXSP, 64P6N for M38003M6-XXXFP) and attach it to the mask ROM confirmation form.

M38003M6-XXXHP is specified to the standard mark.

3. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the XIN-XOUT oscillator?

Ceramic resonator	Quartz crystal			
External clock input	Other ()			
At what frequency?	f(XIN) = MHz			
(2) In which operation mode will you use your microcomputer?				
Single-chip mode	Memory expansion mode			

- Microprocessor mode
- * 4. Comments

(2/2)

Mask ROM number

GZZ-SH04-30B<13B0>

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38004M8-XXXSP/FP **MITSUBISHI ELECTRIC**

	Date:	
	Section head	Supervisor
eipt	signature	signature
Receipt		
£		

Note : Please fill in all items marked *.

*		Company		TEL	e e	Submitted by	Supervisor
	Customer	name		(uanc Jatur		
		Date issued	Date:		lssu		

* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name :	M38004M8-XXXSP	M38004M8-X>	XFP
	Checksum code for entire EPROM		(hexadecimal notation)
PROM type (indicate the type)	pe used)		

E

	27512	
EPROM ad	ddress	
000016 000F16	Product name ASCII code : 'M38004M8–'	C
001016		
807F ₁₆ 8080 ₁₆	data	
FFFD16 FFFE16 FFFF16	ROM 32638 bytes	

In the address space of the microcomputer, the internal ROM area is from address 808016 to FFFD16. The reset vector is stored in addresses FFFC16 and FFFD16.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
- (2) The ASCII codes of the product name "M38004M8-" must be entered in addresses 000016 to 000816. And set the data "FF16" in addresses 000916 to 000F16. The ASCII codes and addresses are listed to the right in hexadecimal notation.

Address		Address	
000016	'M' = 4D16	000816	' – ' = 2D ₁₆
0001 16	' 3' = 33 ₁₆	000916	FF16
000216	'8' = 38 16	000A16	FF ₁₆
000316	'0' = 30 ₁₆	000B16	FF16
000416	'0' = 30 ₁₆	000C16	FF16
000516	'4' = 34 16	000D16	FF16
000616	'M' = 4D ₁₆	000E16	FF16
0007 16	'8' = 38 16	000F16	FF16

(1/2)

GZZ-SH04-30B<13B0>

Mask ROM number

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38004M8-XXXSP/FP **MITSUBISHI ELECTRIC**

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27512
The pseudo-command	*=∆\$0000 .BYTE∆ 'M38004M8–'

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (64P4B for M38004M8-XXXSP, 64P6N for M38004M8-XXXFP) and attach it to the mask ROM confirmation form.

* 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the XIN-XOUT oscillator?

Ceramic resonator	Quartz crystal
External clock input	☐ Other ()
At what frequency?	f(XIN) = MHz
(2) In which operation mode will you use you	r microcomputer?
Single-chip mode	Memory expansion mode

Single-chip mode		Memory expansion

- Microprocessor mode
- * 4. Comments

Mask ROM number

GZZ-SH07-23B<33A0>

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38004M8DXXXSP/FP **MITSUBISHI ELECTRIC**

	Date:	
	Section head	Supervisor
eipt	signature	signature
Receipt		
<u> </u>		

Note : Please fill in all items marked *.

		Company		TEL	ее	Submitted by	Supervisor
*	Customer	name		()	lanc		
*		Date issued	Date:		lssu		

* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name :	M38004M8DXXXSP	M38004M8DX	XXFP
	Checksum code for entire EPROM		(hexadecimal notation)
PROM type (indicate the typ	pe used)		

	27512	
EPROM ad	dress	
000016 000F16	Product name ASCII code : 'M38004M8D'	C
001016		
807F ₁₆ 8080 ₁₆	data	
FFFD16 FFFE16 FFFF16	ROM 32638 bytes	

In the address space of the microcomputer, the internal ROM area is from address 808016 to FFFD16. The reset vector is stored in addresses FFFC16 and FFFD16.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
- (2) The ASCII codes of the product name "M38004M8D" must be entered in addresses 000016 to 000816. And set the data "FF16" in addresses 000916 to 000F16. The ASCII codes and addresses are listed to the right in hexadecimal notation.

Address		Address	
000016	'M' = 4D ₁₆	000816	'D' = 44 ₁₆
000116	' 3' = 33 ₁₆	000916	FF 16
000216	'8' = 38 16	000A16	FF16
000316	'0' = 30 ₁₆	000B16	FF16
000416	'0' = 30 ₁₆	000C16	FF16
000516	'4' = 34 ₁₆	000D16	FF16
000616	'M' = 4D ₁₆	000E16	FF16
0007 16	'8' = 38 16	000F16	FF 16

(1/2)

GZZ-SH07-23B<33A0>

Mask ROM number

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38004M8DXXXSP/FP **MITSUBISHI ELECTRIC**

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27512
The pseudo-command	*=∆\$0000 .BYTE∆ 'M38004M8D'

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (64P4B for M38004M8DXXXSP, 64P6N for M38004M8DXXXFP) and attach it to the mask ROM confirmation form.

* 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the XIN-XOUT oscillator?

Ceramic resonator	Quartz crystal
External clock input	🗌 Other ()
At what frequency?	f(XIN) = MHz
n which operation mode will you use y	our microcomputer?

(2) In which operation mode will you use	your microcomputer?
Single-chip mode	Memory expansion mode

- \square Microprocessor mode
- * 4. Comments

3.7 Mark specification form


64P6N (64-PIN QFP) MARK SPECIFICATION FORM Mitsubishi IC catalog name Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed). A. Standard Mitsubishi Mark 32 **(**9) à T Ē ٤ Mitsubishi IC catalog name п π _____ Mitsubishi lot number п. <u>ш</u>. T (6-digit or 7-digit) æ ш ĽLD -mn 61 088888888888888888888888 Customer's parts number B. Customer's Parts Number + Mitsubishi Catalog Name Note: The fonts and size of characters are standard Mitsubishi type. 9 32 Mitsubishi IC catalog name Note3 : Customer's parts number can be up to 10 charп acters : BB щ Only $0 \sim 9$, $A \sim Z$, +, -, /, (,), &, \bigcirc , . (period), Ħ. Ш and, (comma) are usable. 4: If the Mitsubishi logo 🙏 is not required, check 717 the box below. II. Mitsubishi logo is not required œ 111 11 L III . đ 07 5: Arrangement of Mitsubishi IC catalog name and 088888 00 Mitsubishi lot number is dependent on number Note1 : The mark field should be written right aligned. of Mitsubishi IC catalog name and that Mitsu-2: The fonts and size of characters are standard bishi logo 🕹 is required or not. Mitsubishi type. (The character size became Note1 : If the special mark is to be printed, indicate the smaller than A (standard Mitsubishi mark) type) desired layout of the mark in the left figure. The C. Special Mark Required layout will be duplicated as close as possible. Mitsubishi lot number (6-digit or 7-digit) and 9 32 mask ROM number (3-digit) are always marked. E n n 2: If the customer's trade mark logo must be used œ н in the special mark, check the box below. BB Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be sub-mitted. Special logo required л ĊШ π The standard Mitsubishi font is used for all char-****** acters except for a logo.

3.7 Mark specification form

64P4B (64-PIN SHRINK DIP) MARK SPECIFICATION FORM

Mitsubishi IC catalog name Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark




For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required

The standard Mitsubishi font is used for all characters except for a logo.

3.8 Package outline


3.8 Package outline




64P6N-A				Plastic 64pin 14×14mm body QF
EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material	
QFP64-P-1414-0.80	—	1.11	Alloy 42	Mo
QFP64-P-1414-0.80 Scale : 2.5/1				$\begin{array}{c c c c c c c c c c c c c c c c c c c $

3.8 Package outline

64D0




64P4B





3.8 Package outline



F.O.

3.9 Machine instructions

										A	ddr	essi	ing ı	mod	le						
Symbol	Function	Details		IMF	>		I	MM			А		E	BIT,	A		ΖP		Bľ	т, z	P
			OP	'n	#	ŧ C	P	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#
ADC (Note 1) (Note 5)	When T = 0 $A \leftarrow A + M + C$ When T = 1 $M(X) \leftarrow M(X) + M + C$	Adds the carry, accumulator and memory con- tents. The results are entered into the accumulator. Adds the contents of the memory in the ad- dress indicated by index register X, the contents of the memory specified by the ad- dressing mode and the carry. The results are entered into the memory at the address indi- cated by index register X.				6	9	2	2							65	3	2			
AND (Note 1)	When T = 0 $A \leftarrow A \land M$ When T = 1 $M(X) \leftarrow M(X) \land M$	"AND's" the accumulator and memory con- tents. The results are entered into the accumulator. "AND's" the contents of the memory of the ad- dress indicated by index register X and the contents of the memory specified by the ad- dressing mode. The results are entered into the memory at the address indicated by index register X.				2	9	2	2							25	3	2			
ASL	7 0 C←[←0	Shifts the contents of accumulator or contents of memory one bit to the left. The low order bit of the accumulator or memory is cleared and the high order bit is shifted into the carry flag.					Ś		2	0A	2	1				06	5	2			
BBC (Note 4)	Ab or Mb = 0?	Branches when the contents of the bit speci- fied in the accumulator or memory is "0".											1,3 2i	4	2				17 2i	5	3
BBS (Note 4)	Ab or Mb = 1?	Branches when the contents of the bit speci- fied in the accumulator or memory is "1".											03 2i	4	2				07 2i	5	3
BCC (Note 4)	C = 0?	Branches when the contents of carry flag is "0".																			
BCS (Note 4)	C = 1?	Branches when the contents of carry flag is "1".																			
BEQ (Note 4)	Z = 1?	Branches when the contents of zero flag is "1".																			
BIT	A ^ M	"AND's" the contents of accumulator and memory. The results are not entered any-where.														24	3	2			
BMI (Note 4)	N = 1?	Branches when the contents of negative flag is "1".																			
BNE (Note 4)	Z = 0?	Branches when the contents of zero flag is "0".																			
BPL (Note 4)	N = 0?	Branches when the contents of negative flag is "0".																			
BRA	$PC \gets PC \pm offset$	Jumps to address specified by adding offset to the program counter.																			
BRK	$\begin{array}{l} B \leftarrow 1 \\ M(S) \leftarrow PCH \\ S \leftarrow S - 1 \\ M(S) \leftarrow PCL \\ S \leftarrow S - 1 \\ M(S) \leftarrow PS \\ S \leftarrow S - 1 \\ PCL \leftarrow ADL \\ PCH \leftarrow ADH \end{array}$	Executes a software interrupt.	00	7	1																

Γ														Ad	dres	sin	g mo	ode															F	Proc	esso	or st	atus	s reg	jiste	er
Z	ZP, 2	x		ZP,	Y		ABS	3	A	BS,	х	A	BS,	Y		IND		ZF	P, IN	ID	11	۱D,	х	IN	ID, `	Y	I	REL	-		SP		7	6	5	4	3	2	1	0
OP	n	#	ОР	n	#	OP	n	#	ОР	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	N	v	т	в	D	I	z	с
75	4	2				6D	4	3	7D	5	3	79	5	3							61	6	2	71	6	2							N	V	•	•	•	•	z	С
35	4	2				2D	4	3	3D	5	3	39	5	3							21	6	2	31	6	2							N	•	•	•	•	•	z	•
16	6	2				0E	6	3	1E	7	3																						N	•	•	•	•	•	z	С
																								~									•	•	•	•	•	•	•	•
																																	•	•	•	•	•	•	•	•
																											90	2	2				•	•	•	•	•	•	•	•
																		0									В0	2	2				•	•	•	•	•	•	•	•
																5											F0	2	2				•	•	•	•	•	•	•	•
						2C	4	3																									M7	M6	•	•	•	•	Z	•
																											30	2	2				•	•	•	•	•	•	•	•
																											D0	2	2				•	•	•	•	•	•	•	•
																											10		2				•	•	•	•	•	•	•	•
																											80	4	2				•	•	•	•	•	•	•	•
																																	•	•	•	1	•	1	•	•

						_				١ddr	essi	ing ı	mod	е						
Symbol	Function	Details		IMF	2		IMN	1		Α		E	BIT,	A		ΖP		Bľ	т, z	Ρ
			ОР	n	#	OF	'n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#
BVC (Note 4)	V = 0?	Branches when the contents of overflow flag is "0".																		
BVS (Note 4)	V = 1?	Branches when the contents of overflow flag is "1".																		
CLB	Ab or Mb \leftarrow 0	Clears the contents of the bit specified in the accumulator or memory to "0".										1B 2i	2	1				1F 2i	5	2
CLC	C ← 0	Clears the contents of the carry flag to "0".	18	2	1															
CLD	D ← 0	Clears the contents of decimal mode flag to "0".	D8	2	1															
CLI	← 0	Clears the contents of interrupt disable flag to "0".	58	2	1															
CLT	$T \leftarrow 0$	Clears the contents of index X mode flag to "0".	12	2	1			-												
CLV	$V \leftarrow 0$	Clears the contents of overflow flag to "0".	В8	2	1	1		K	2											
CMP (Note 3)	When $T = 0$ A - M When $T = 1$ M(X) - M	Compares the contents of accumulator and memory. Compares the contents of the memory specified by the addressing mode with the contents of the address indicated by index register X.				C9	2	2							C5	3	2			
СОМ	$M \leftarrow \overline{M}$	Forms a one's complement of the contents of memory, and stores it into memory.			T										44	5	2			
СРХ	X – M	Compares the contents of index register X and memory.				E0	2	2							E4	3	2			
CPY	Y – M	Compares the contents of index register Y and memory.				CO	2	2							C4	3	2			
DEC	$A \leftarrow A - 1 \text{ or}$ $M \leftarrow M - 1$	Decrements the contents of the accumulator or memory by 1.							1A	2	1				C6	5	2			
DEX	$X \leftarrow X - 1$	Decrements the contents of index register X by 1.	СА	2	1															
DEY	$Y \leftarrow Y - 1$	Decrements the contents of index register Y by 1.	88	2	1															
DIV	$\begin{array}{l} A \leftarrow (M(zz+X+1),\\ M(zz+X)) \ / \ A\\ M(S) \leftarrow 1's \ complement\\ of \ Remainder\\ S \leftarrow S-1 \end{array}$	Divides the 16-bit data that is the contents of $M(zz + x + 1)$ for high byte and the contents of $M(zz + x)$ for low byte by the accumulator. Stores the quotient in the accumulator and the 1's complement of the remainder on the stack.																		
EOR (Note 1)	When T = 0 A \leftarrow A \forall M When T = 1 M(X) \leftarrow M(X) \forall M	"Exclusive-ORs" the contents of accumulator and memory. The results are stored in the ac- cumulator. "Exclusive-ORs" the contents of the memory specified by the addressing mode and the contents of the memory at the address indi- cated by index register X. The results are stored into the memory at the address indi- cated by index register X.				49	2	2							45	3	2			
INC	$A \leftarrow A + 1 \text{ or}$ $M \leftarrow M + 1$	Increments the contents of accumulator or memory by 1.							ЗA	2	1				E6	5	2			
INX	X ← X + 1	Increments the contents of index register X by 1.	E8	2	1															
INY	Y ← Y + 1	Increments the contents of index register Y by 1.	C8	2	1															

														Ad	dres	ssin	g m	ode															F	Proce	esso	or st	atus	s reg	giste	r
	ZP, X	x		ZP,	Y	,	ABS	5	A	BS,	Х	A	BS,		<u> </u>	IND			P, IN	ID	١N	ID,	х	IN	۱D, T	Y	1	REL			SP		7	6	5	4	3	2	1	0
OP	n	#	OP	n	#	ОР	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	N	v	т	в	D	1	z	с
																											50	2	2				•	•	•	•	•	•	•	•
																											70	2	2				•	•	•	•	•	•	•	•
																																	•	•	•	•	•	•	•	•
																																	•	•	•	•	•	•	•	0
																																	•	•	•	•	0	•	•	•
																																	•	•	•	•	•	0	•	•
																												Ć			2		•	•	•	•	•	•	•	•
D5	4	2				СD	4	3	DD	5	3	D9	5	3							C1	6	2	D1	6	2				_			N	•	•	•	•	•	z	с С
	4	2					4	5			5	03		5								0	2		0	2													2	C
																					5												N	•	•	•	•	•	z	•
						EC		3											<														N	•	•	•	•	•	z	С
						сс		3																									N	•	•	•	•	•	z	С
D6	6	2				CE	6	3	DE	7	3																						N	•	•	•	•	•	Z	•
																_																	N N	•	•	•	•	•	z z	•
																																							-	
E2	16	2																															•	•	•	•	•	•	•	•
55	4	2				4D	4	3	5D	5	3	59	5	3							41	6	2	51	6	2							N	•	•	•	•	•	z	•
F6	6	2				EE	6	3	FE	7	3																						N	•	•	•	•	•	z	•
																																	N	•	•	•	•	•	z	•
																																	N	•	•	•	•	•	z	•

						_			_ /	٩ddr	essi	ing	mod	le						
Symbol	Function	Details		IMF	>		IMN	1		Α		E	BIT,	A		ZP		Ы	Τ, Ζ	P
			OP	n	#	OF	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#
JMP	$\begin{array}{l} \text{If addressing mode is ABS} \\ \text{PCL} \leftarrow \text{ADL} \\ \text{PCH} \leftarrow \text{ADH} \\ \text{If addressing mode is IND} \\ \text{PCL} \leftarrow \text{M} (\text{ADH}, \text{ADL}) \\ \text{PCH} \leftarrow \text{M} (\text{ADH}, \text{ADL} + 1) \\ \text{If addressing mode is ZP, IND} \\ \text{PCL} \leftarrow \text{M}(00, \text{ADL}) \\ \text{PCH} \leftarrow \text{M}(00, \text{ADL} + 1) \end{array}$	Jumps to the specified address.																		
JSR	$\begin{array}{l} M(S) \gets PCH \\ S \gets S - I \\ M(S) \gets PCL \\ S \gets S - I \\ After \ executing the above, \\ if \ addressing mode is \ ABS, \\ PCL \gets ADL \\ PCH \gets ADH \\ if \ addressing mode is \ SP, \\ PCL \gets ADL \\ PCH \gets FF \\ if \ addressing mode is \ ZP, IND, \\ PCL \gets M(00, ADL) \\ PCH \gets M(00, ADL + 1) \end{array}$	After storing contents of program counter in stack, and jumps to the specified address.						R												
LDA (Note 2)	$ \begin{array}{l} \text{When } T = 0 \\ A \leftarrow M \\ \text{When } T = 1 \\ M(X) \leftarrow M \end{array} $	Load accumulator with contents of memory. Load memory indicated by index register X with contents of memory specified by the ad- dressing mode.	•			A9	2	2							A5	3	2			
LDM	M ← nn	Load memory with immediate value.													зC	4	3			
LDX	$X \leftarrow M$	Load index register X with contents of memory.				A2	2	2							A6	3	2			
LDY	$Y \gets M$	Load index register Y with contents of memory.				A0	2	2							A4	3	2			
LSR	$ \begin{array}{c} 7 & 0 \\ 0 \rightarrow \rightarrow C \end{array} $	Shift the contents of accumulator or memory to the right by one bit. The low order bit of accumulator or memory is stored in carry, 7th bit is cleared.							4A	2	1				46	5	2			
MUL	$\begin{array}{c} M(S) \cdot A \leftarrow A \times M(zz + X) \\ S \leftarrow S - 1 \end{array}$	Multiplies the accumulator with the contents of memory specified by the zero page X address- ing mode and stores the high byte of the result on the stack and the low byte in the accumula- tor.																		
NOP	$PC \leftarrow PC + 1$	No operation.	ΕA	2	1															
ORA (Note 1)	When T = 0 $A \leftarrow A \lor M$ When T = 1 $M(X) \leftarrow M(X) \lor M$	"Logical OR's" the contents of memory and ac- cumulator. The result is stored in the accumulator. "Logical OR's" the contents of memory indi- cated by index register X and contents of memory specified by the addressing mode. The result is stored in the memory specified by index register X.				09	2	2							05	3	2			

Г														Ad	dres	sing	g mo	ode															F	Proc	esso	or st	atus	s reg	giste	r
	ZP, X	Х		ZP,	Y		ABS	3	A	BS,	х	A	BS,		<u> </u>	IND			P, IN	ID	IN	۱D,	Х	١١	۱D, ^۱	Y		REL	-		SP		7	-	5	4	3	2		0
OP	n	#	OP	1	1	ОР	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	N	v	т	в	D	1	z	с
						4C	-	3							6C	5	3	B2	4	2													•	•	•	•	•	•	•	•
						20	6	3										02	7	2								Q		22	5	2	•	•	•	•	•	•	•	•
B5	4	2				AD	4	3	BD	5	3	В9	5	3							A1	6	2	B1	6	2							N	•	•	•	•	•	z	•
																					8												•	•	•	•	•	•	•	•
			B6	4	2	AE	4	3				BE	5	3				-			-												N	•	•	•	•	•	z	•
В4	4	2				AC	4	3	вс	5	3					C,				-													N	•	•	•	•	•	z	•
56	6	2				4E	6	3	5E	7	3																						0	•	•	•	•	•	z	С
62	15	2						(•	•	•	•	•	•	•	•
																																	•	•	•	•	•	•	•	•
15	4	2				0D	4	3	1D	5	3	19	5	3							01	6	2	11	6	2							N	•	•	•	•	•	Z	•

									A	ddro	essi	ng	mod	le						
Symbol	Function	Details	-	IMP	_		IMN I	-		A			BIT,	1		ZP			т, z	
PHA	$\begin{array}{c} M(S) \leftarrow A \\ S \leftarrow S - 1 \end{array}$	Saves the contents of the accumulator in memory at the address indicated by the stack pointer and decrements the contents of stack pointer by 1.	0P 48		#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#
PHP	$\begin{array}{l} M(S) \leftarrow PS \\ S \leftarrow S - 1 \end{array}$	Saves the contents of the processor status register in memory at the address indicated by the stack pointer and decrements the contents of the stack pointer by 1.	08	3	1															
PLA	$\begin{array}{l} S \leftarrow S + 1 \\ A \leftarrow M(S) \end{array}$	Increments the contents of the stack pointer by 1 and restores the accumulator from the memory at the address indicated by the stack pointer.	68	4	1															
PLP	$S \leftarrow S + 1$ PS $\leftarrow M(S)$	Increments the contents of stack pointer by 1 and restores the processor status register from the memory at the address indicated by the stack pointer.	28	4	1															
ROL	7 0 ←□□←℃←	Shifts the contents of the memory or accumu- lator to the left by one bit. The high order bit is shifted into the carry flag and the carry flag is shifted into the low order bit.				(2A	2	1				26	5	2			
ROR		Shifts the contents of the memory or accumu- lator to the right by one bit. The low order bit is shifted into the carry flag and the carry flag is shifted into the high order bit.							6A	2	1				66	5	2			
RRF		Rotates the contents of memory to the right by 4 bits.													82	8	2			
RTI	$\begin{array}{l} S \leftarrow S+1 \\ PS \leftarrow M(S) \\ S \leftarrow S+1 \\ PCL \leftarrow M(S) \\ S \leftarrow S+1 \\ PCH \leftarrow M(S) \end{array}$	Returns from an interrupt routine to the main routine.	40	6	1															
RTS	$\begin{array}{l} S \leftarrow S + 1 \\ PCL \leftarrow M(S) \\ S \leftarrow S + 1 \\ PCH \leftarrow M(S) \end{array}$	Returns from a subroutine to the main routine.	60	6	1															
SBC (Note 1) (Note 5)	When T = 0 $A \leftarrow A - M - \overline{C}$ When T = 1 $M(X) \leftarrow M(X) - M - \overline{C}$	Subtracts the contents of memory and complement of carry flag from the contents of accumulator. The results are stored into the accumulator. Subtracts contents of complement of carry flag and contents of the memory indicated by the addressing mode from the memory at the ad- dress indicated by index register X. The results are stored into the memory of the ad- dress indicated by index register X.				E9	2	2							E5	3	2			
SEB	Ab or Mb ← 1	Sets the specified bit in the accumulator or memory to "1".										0B 2i	2	1				0F 2i	5	2
SEC	C ← 1	Sets the contents of the carry flag to "1".	38	2	1															
SED	D ← 1	Sets the contents of the decimal mode flag to "1".	F8	2	1															
SEI	←1	Sets the contents of the interrupt disable flag to "1".	78	2	1															
SET	T ← 1	Sets the contents of the index X mode flag to "1".	32	2	1															

Γ														Ad	dres	ssin	g m	ode															F	Proc	esso	or st	atus	s reg	giste	er
	ZP, İ	х		ZP,	Y		ABS	3	A	BS,	х	A	BS,	Y		IND		ZF	P, IN	ID	١N	۱D,	х	IN	ND, `	Y		REL			SP		7	6	5	4	3	2	1	0
OP	n	#	OP	n	#	ОР	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	N	v	т	в	D	I	z	с
																																	•	•	•	•	•	•	•	•
																																	N		•	•	•	•	z	•
																																		(Va	lue	sav	ed ii	n sta	ack)	
36	6	2				2E	6	3	3E	7	3																	2					N	•	•	•	•	•	z	С
76	6	2				6E	6	3	7E	7	3																						N	•	•	•	•	•	z	с
																				1													•	•	•	•	•	•	•	•
																																		(Va	lue	sav	ed ii	n sta	ack)	
																																	•	•	•	•	•	•	•	•
F5	4	2				ED	4	3	FD	5	3	F9	5	3							E1	6	2	F1	6	2							N	V	•	•	•	•	z	С
																																	•	•	•	•	•	•	•	•
																																	•	•	•	•	•	•	•	1
																																	•	•	•	•	1	•	•	•
																																	•	•	1	•	•	•	•	•

3.9 Machine instructions

								A	ddr	ess	ing	mod	le							
Symbol	Function	Details		IMP)		IMN	1		А		E	BIT,	A		ΖP		BI	Т, Z	Ρ
			OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#
STA	$M \gets A$	Stores the contents of accumulator in memory.													85	4	2			
STP		Stops the oscillator.	42	2	1															
STX	$M \gets X$	Stores the contents of index register X in memory.													86	4	2			
STY	$M \gets Y$	Stores the contents of index register Y in memory.													84	4	2			
ТАХ	$X \leftarrow A$	Transfers the contents of the accumulator to index register X.	AA	2	1															
ΤΑΥ	$Y \gets A$	Transfers the contents of the accumulator to index register Y.	A8	2	1															
тѕт	M = 0?	Tests whether the contents of memory are "0" or not.													64	3	2			
TSX	$X \leftarrow S$	Transfers the contents of the stack pointer to index register X.	BА	2	1	C		X	2											
ТХА	$A \leftarrow X$	Transfers the contents of index register X to the accumulator.	8A	2	1															
TXS	$S \leftarrow X$	Transfers the contents of index register X to the stack pointer.	9A	2	1															
ΤΥΑ	$A \gets Y$	Transfers the contents of index register Y to the accumulator.	98	2	1															
WIT		Stops the internal clock.	C2	2	1															

Notes 1 : The number of cycles "n" is increased by 3 when T is 1.
2 : The number of cycles "n" is increased by 2 when T is 1.
3 : The number of cycles "n" is increased by 1 when T is 1.
4 : The number of cycles "n" is increased by 2 when branching has occurred.
5 : N, V, and Z flags are invalid in decimal operation mode.

		Addressing mode															P	Processor status					us register																	
z	P,)	x	Z	ZP, `	Y		ABS	5	ABS, X			ABS,		Y		IND		ZP, IND		IND, X		IND, Y		Y	REL				SP		SP		7	6	5	4	3	2	1	0
OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	Ν	V	т	в	D	I	z	С
95	5	2				8D	5	3	9D	6	3	99	6	3							81	7	2	91	7	2							•	•	•	•	•	•	•	•
																																	•	•	•	•	•	•	•	•
			96	5	2	8E	5	3																									•	•	•	•	•	•	•	•
94	5	2				8C	5	3																									•	•	•	•	•	•	•	•
																																	N	•	•	•	•	•	z	•
																																	N	•	•	•	•	•	z	•
																												0					N	•	•	•	•	•	z	•
																										1	-		-				N	•	•	•	•	•	z	•
																								<u> </u>	1								N	•	•	•	•	•	z	•
																																	•	•	•	•	•	•	•	•
																					5												N	•	•	•	•	•	z	•
																			<														•	•	•	•	•	•	•	•

Symbol	Contents	Symbol	Contents
IMP	Implied addressing mode	+	Addition
IMM	Immediate addressing mode	-	Subtraction
A	Accumulator or Accumulator addressing mode	Λ	Logical OR
		V	Logical AND
BIT, A	Accumulator bit relative addressing mode	¥	Logical exclusive OR
		_	Negation
ZP	Zero page addressing mode	\leftarrow	Shows direction of data flow
BIT, ZP	Zero page bit relative addressing mode	X	Index register X
		Y	Index register Y
ZP, X	Zero page X addressing mode	S	Stack pointer
ZP, Y	Zero page Y addressing mode	PC	Program counter
ABS	Absolute addressing mode	PS	Processor status register
ABS, X	Absolute X addressing mode	РСн	8 high-order bits of program counter
ABS, Y	Absolute Y addressing mode	PCL	8 low-order bits of program counter
IND	Indirect absolute addressing mode	ADH	8 high-order bits of address
		ADL	8 low-order bits of address
ZP, IND	Zero page indirect absolute addressing mode	FF	FF in Hexadecimal notation
		nn	Immediate value
IND, X	Indirect X addressing mode	M	Memory specified by address designation of any ad-
IND, Y	Indirect Y addressing mode		dressing mode
REL	Relative addressing mode	M(X)	Memory of address indicated by contents of index
SP	Special page addressing mode		register X
С	Carry flag	M(S)	Memory of address indicated by contents of stack
Z	Zero flag		pointer
I	Interrupt disable flag	M(ADH, ADL)	Contents of memory at address indicated by ADH and
D	Decimal mode flag		ADL, in ADH is 8 high-order bits and ADL is 8 low-or-
В	Break flag		der bits.
Т	X-modified arithmetic mode flag	M(00, ADL)	Contents of address indicated by zero page ADL
V	Overflow flag	Ab	1 bit of accumulator
Ν	Negative flag	Mb	1 bit of memory
		OP	Opcode
		n	Number of cycles
		#	Number of bytes

3.10 List of instruction codes

3.10 List of instruction codes

	D3 – D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D7 – D4	Hexadecimal notation	0	1	2	3	4	5	6	7	8	9	A	В	с	D	E	F
0000	0	BRK	ORA IND, X	JSR ZP, IND	BBS 0, A	_	ORA ZP	ASL ZP	BBS 0, ZP	PHP	ORA IMM	ASL A	SEB 0, A	_	ORA ABS	ASL ABS	SEB 0, ZP
0001	1	BPL	ORA IND, Y	CLT	BBC 0, A	_	ORA ZP, X	ASL ZP, X	BBC 0, ZP	CLC	ORA ABS, Y	DEC A	CLB 0, A	_	ORA ABS, X	ASL ABS, X	CLB 0, ZP
0010	2	JSR ABS	AND IND, X	JSR SP	BBS 1, A	BIT ZP	AND ZP	ROL ZP	BBS 1, ZP	PLP	AND IMM	ROL A	SEB 1, A	BIT ABS	AND ABS	ROL ABS	SEB 1, ZP
0011	3	BMI	AND IND, Y	SET	BBC 1, A	_	AND ZP, X	ROL ZP, X	BBC 1, ZP	SEC	AND ABS, Y	INC A	CLB 1, A	LDM ZP	AND ABS, X	ROL ABS, X	CLB 1, ZP
0100	4	RTI	EOR IND, X	STP	BBS 2, A	COM ZP	EOR ZP	LSR ZP	BBS 2, ZP	PHA	EOR IMM	LSR A	SEB 2, A	JMP ABS	EOR ABS	LSR ABS	SEB 2, ZP
0101	5	BVC	EOR IND, Y	_	BBC 2, A	_	EOR ZP, X	LSR ZP, X	BBC 2, ZP	CLI	EOR ABS, Y	0	CLB 2, A	_	EOR ABS, X	LSR ABS, X	CLB 2, ZP
0110	6	RTS	ADC IND, X	MUL ZP, X	BBS 3, A	TST ZP	ADC ZP	ROR ZP	BBS 3, ZP	PLA	ADC IMM	ROR A	SEB 3, A	JMP IND	ADC ABS	ROR ABS	SEB 3, ZP
0111	7	BVS	ADC IND, Y	_	BBC 3, A	_	ADC ZP, X	ROR ZP, X	BBC 3, ZP	SEI	ADC ABS, Y	_	CLB 3, A	_	ADC ABS, X	ROR ABS, X	CLB 3, ZP
1000	8	BRA	STA IND, X	RRF ZP	BBS 4, A	STY ZP	STA ZP	STX ZP	BBS 4, ZP	DEY	-	TXA	SEB 4, A	STY ABS	STA ABS	STX ABS	SEB 4, ZP
1001	9	BCC	STA IND, Y	_	BBC 4, A	STY ZP, X	STA ZP, X	STX ZP, Y	BBC 4, ZP	TYA	STA ABS, Y	TXS	CLB 4, A	_	STA ABS, X	_	CLB 4, ZP
1010	А	LDY IMM	LDA IND, X	LDX IMM	BBS 5, A	LDY ZP	LDA ZP	LDX ZP	BBS 5, ZP	TAY	LDA IMM	ТАХ	SEB 5, A	LDY ABS	LDA ABS	LDX ABS	SEB 5, ZP
1011	В	BCS	LDA IND, Y	JMP ZP, IND	BBC 5, A	LDY ZP, X	LDA ZP, X	LDX ZP, Y	BBC 5, ZP	CLV	LDA ABS, Y	TSX	CLB 5, A	LDY ABS, X	LDA ABS, X	LDX ABS, Y	CLB 5, ZP
1100	С	CPY IMM	CMP IND, X	WIT	BBS 6, A	CPY ZP	CMP ZP	DEC ZP	BBS 6, ZP	INY	CMP IMM	DEX	SEB 6, A	CPY ABS	CMP ABS	DEC ABS	SEB 6, ZP
1101	D	BNE	CMP IND, Y		BBC 6, A	-	CMP ZP, X	DEC ZP, X	BBC 6, ZP	CLD	CMP ABS, Y	_	CLB 6, A	_	CMP ABS, X	DEC ABS, X	CLB 6, ZP
1110	E	CPX IMM	SBC IND, X	DIV ZP, X	BBS 7, A	CPX ZP	SBC ZP	INC ZP	BBS 7, ZP	INX	SBC IMM	NOP	SEB 7, A	CPX ABS	SBC ABS	INC ABS	SEB 7, ZP
1111	F	BEQ	SBC IND, Y	_	BBC 7, A	_	SBC ZP, X	INC ZP, X	BBC 7, ZP	SED	SBC ABS, Y	_	CLB 7, A	_	SBC ABS, X	INC ABS, X	CLB 7, ZP

3-byte instruction

2-byte instruction

1-byte instruction

3.11 SFR memory map


3.11 SFR memory map

000016	Port P0 (P0)	002016	Prescaler 12 (PRE12)
0001 ₁₆	Port P0 direction register (P0D)	0021 ₁₆	Timer 1 (T1)
000216	Port P1 (P1)	002216	Timer 2 (T2)
000316	Port P1 direction register (P1D)	002316	Timer XY mode register (TM)
000416	Port P2 (P2)	0024 ₁₆	Prescaler X (PREX)
000516	Port P2 direction register (P2D)	002516	Timer X (TX)
000616	Port P3 (P3)	002616	Prescaler Y (PREY)
000716	Port P3 direction register (P3D)	002716	Timer Y (TY)
000816	Port P4 (P4)	002816	
000916	Port P4 direction register (P4D)	002916	
000A ₁₆	Port P5 (P5)	002A ₁₆	
000B ₁₆	Port P5 direction register (P5D)	002B ₁₆	
000C16	Port P6 (P6)	002C ₁₆	
000D ₁₆	Port P6 direction register (P6D)	002D ₁₆	
000E ₁₆	Port P7 (P7)	002E ₁₆	
000F ₁₆	Port P7 direction register (P7D)	002F16	
001016		003016	
0011 ₁₆		003116	
001216		003216	
001316		003316	
001416		003416	
001516		003516	
001616		003616	
0017 ₁₆		0037 ₁₆	
001816	Transmit/Receive buffer register (TB/RB)	003816	
001916	Serial I/O status register (SIOSTS)	003916	
001A ₁₆	Serial I/O control register (SIOCON)	003A ₁₆	Interrupt edge selection register (INTEDGE)
001B ₁₆	UART control register (UARTCON)	003B ₁₆	CPU mode register (CPUM)
001C ₁₆	Baud rate generator (BRG)	003C ₁₆	Interrupt request register 1 (IREQ1)
001D ₁₆		003D ₁₆	Interrupt request register 2 (IREQ2)
001E ₁₆		003E16	Interrupt control register 1 (ICON1)
001F ₁₆		003F16	Interrupt control register 2 (ICON2)
		-	

3.12 Pin configuration


3.12 Pin configuration

PIN CONFIGURATION (TOP VIEW)



64-pin plastic-molded QFP

PIN CONFIGURATION (TOP VIEW)



Package type : 64P4B 64-pin shrink plastic-molded DIP

3800 Group User's Manual



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan