


MC1600 Series (-30°C to +85°C)

The requirement for digital systems with ever higher performance has increased the need for high-speed integrated circuits. The industry has recognized that the only economical way to obtain high operating system speed is through the use of emitter-coupled logic. Motorola offers a state-of-the-art, emitter-coupled logic family with subnanosecond propagation delays — MECL III.

MECL III circuit design is similar to that used in the popular MECL 10,000 family. In the MECL III line, as well as MECL 10,000, advanced processing techniques are employed and the capability for driving low-impedance terminated lines is provided. MECL III is recommended for new designs.

### GENERAL FEATURES

- Gate Switching Speeds of 1.0 ns typical
- Capability of Driving Terminated Lines with Impedance as Low as 50 Ohms
- Flip-Flop Toggle Rate Greater Than 500 MHz
- Operation with Unused Inputs Left Open
- Multilayer Metalization for economy
- New Packages with Improved Electrical and Thermal Characteristics
- Compatibility with MECL 10,000 Series
- Counting Speeds to above 1 GHz



### FUNCTIONS AND CHARACTERISTICS (V<sub>CC</sub> = 0, V<sub>EE</sub> = -5.2 V, T<sub>A</sub> = 25°C unless otherwise noted.)

Function	Type ① -30° to +85°C	Loading Factor # Each Output	Propagation Delay 50-ohm Load ns typ	Power Dissipation (No Load) mW typ/pkg	Case
Voltage Controlled Oscillator	MC1648	—	*225 MHz typ	150	607,632,646
Dual A/D Comparator	MC1650	70	3.5	275	620,650
Dual A/D Comparator	MC1651	70	3.0	275	620,650
Binary Counter	MC1654	70	*325 MHz typ	750 <i>LLL</i>	620
Voltage-Controlled Multivibrator	MC1658	70	*150 MHz typ	125	620,648,650
Dual 4-Input OR/NOR Gate	MC1660	70	1.1	120	620,650
Quad 2-Input NOR Gate	MC1662	70	1.1	240	620,650
Quad 2-Input OR Gate	MC1664	70	1.1	240	620,650
Dual Clocked R-S Flip-Flop	MC1666	70	1.8	220	620,650
Dual Clocked Latch	MC1668	70	1.8	220	620,650
Master-Slave Type D Flip-Flop	MC1670	70	*350 MHz typ	220	620,650
Triple 2-Input Exclusive OR Gate	MC1672	70	1.3	220	620,650
Triple 2-Input Exclusive NOR Gate	MC1674	70	1.3	220	620,650
Bi-Quinary Counter	MC1678	70	*350 MHz typ	750 <i>LLL</i>	620
Dual 4-5-Input OR/NOR Gate	MC1688	70	0.8	125	650
UHF Prescaler Type D Flip-Flop	MC1690	70	*500 MHz min	200	620,650
Quad Line Receiver	MC1692	70	1.1	220	620,650
4-Bit Shift Register	MC1694	70	*325 MHz typ	750 <i>LLL</i>	620
1 GHz Divide-By-Ten Counter	MC1696	—	*1 GHz min	650	650

① L suffix denotes Dual In-Line Ceramic Package, F suffix denotes Ceramic Flat Package, P suffix denotes Dual In-Line Plastic Package. (i.e., MC1600L = Ceramic Dual In-Line Package, MC1600F = Ceramic Flat Package, MC1600P = Plastic Dual In-Line Package).

*LLL* Requires Heat Sink — IERC-LIC-214A2WCB or equivalent.

\*Toggle Frequency

#DC Loading Factors are based on:

1. Full load output current, I<sub>L</sub> = -25 mA<sub>dc</sub> max
2. Maximum input current, I<sub>in</sub> = 350 μA<sub>dc</sub>

# MECL III LOGIC DIAGRAMS

Numbers at ends of terminals denote pin numbers for L package (Case 620 unless noted as Case 632) and P package (Case 646 unless noted as Case 648).  
 Numbers in parenthesis denote pin numbers for F package (Case 650 unless noted as Case 607).

CASE	V <sub>CC</sub>	VEE
	Pin No.	Pin No.
650	4, 5	12
620	1, 16	8


See individual drawing for devices with other Cases.

## GATES

<p style="text-align: center;"><b>MC1660</b> Dual 4-Input OR/NOR Gate</p> <p style="text-align: center;"> <math>X = \overline{A+B+C+D}</math>  <math>Y = A+B+C+D</math> </p> <p> <math>t_{pd} = 0.9 \text{ ns typ (510-ohm load)}</math>  <math>1.1 \text{ ns typ (50-ohm load)}</math>  <math>P_D = 120 \text{ mW typ/pkg (no load)}</math> </p>	<p style="text-align: center;"><b>MC1662</b> Quad 2-Input NOR Gate</p> <p style="text-align: center;"> <math>X = \overline{A+B}</math> </p> <p> <math>t_{pd} = 0.9 \text{ ns typ (510-ohm load)}</math>  <math>1.1 \text{ ns typ (50-ohm load)}</math>  <math>P_D = 240 \text{ mW typ/pkg (no load)}</math> </p>	<p style="text-align: center;"><b>MC1664</b> Quad 2-Input OR Gate</p> <p style="text-align: center;"> <math>X = A+B</math> </p> <p> <math>t_{pd} = 0.9 \text{ ns typ (510-ohm load)}</math>  <math>1.1 \text{ ns typ (50-ohm load)}</math>  <math>P_D = 240 \text{ mW typ/pkg (no load)}</math> </p>
<p style="text-align: center;"><b>MC1672</b> Triple 2-Input Exclusive OR Gate</p> <p style="text-align: center;"> <math>X = A \cdot \overline{B} + \overline{A} \cdot B</math> </p> <p> <math>t_{pd} = 1.1 \text{ ns typ (510-ohm load)}</math>  <math>= 1.3 \text{ ns typ (50-ohm load)}</math>  <math>P_D = 220 \text{ mW typ/pkg}</math> </p>	<p style="text-align: center;"><b>MC1674</b> Triple 2-Input Exclusive NOR Gate</p> <p style="text-align: center;"> <math>X = A \cdot B + \overline{A} \cdot \overline{B}</math> </p> <p> <math>t_{pd} = 1.1 \text{ ns typ (510-ohm load)}</math>  <math>= 1.3 \text{ ns typ (50-ohm load)}</math>  <math>P_D = 220 \text{ mW typ/pkg}</math> </p>	<p style="text-align: center;"><b>MC1688</b> Dual 4-5-Input OR/NOR Gate</p> <p> <math>t_{pd} = 0.8 \text{ ns typ}</math>  <math>P_D = 125 \text{ mW typ/pkg (No Load)}</math> </p>


MC1664

POSITIVE LOGIC



$X = A + B$

NEGATIVE LOGIC



$X = A \cdot B$

V<sub>CC1</sub> = Pin 1 (5)  
 V<sub>CC2</sub> = Pin 16 (4)  
 V<sub>EE</sub> = Pin 8 (12)

Number at end of terminals denotes pin number of L package (Case 620).  
 Number in parenthesis denotes pin number for F package (Case 650).


Four 2-input OR or AND gating functions in a single package. An internal bias reference voltage insures that the threshold point remains in the center of the transition region over the temperature range -30 to +85°C.

Input pulldown resistors eliminate the need to tie unused inputs to V<sub>EE</sub>.

t<sub>pd</sub> = 0.9 ns typ (510-ohm load)  
 = 1.1 ns typ (50-ohm load)

P<sub>D</sub> = 240 mW typ/pkg (No load)  
 Full Load Current, I<sub>L</sub> = -25 mA dc max

CIRCUIT SCHEMATIC




See General Information section for packaging.


4

**ELECTRICAL CHARACTERISTICS**

This MECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. Air flow greater than 500 linear fpm should be maintained while the circuit is either in a test socket or is mounted on a printed circuit board. Test procedures are shown for only one input and one output. The other inputs and outputs are tested in a similar manner. Outputs are tested with a 50-ohm resistor to -2.0 Vdc. See general information section for complete thermal data.



**F SUFFIX  
CERAMIC PACKAGE  
CASE 650**





4-39

Characteristic	Symbol	Pin Under Test	MC1664F Test Limits							Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					(V <sub>CC</sub> ) Gnd
			-30°C		+25°C		+85°C		VIH max		VIL min	VIHA min	VILA max	VEE		
			Min	Max	Min	Max	Min	Max	VIH max		VIL min	VIHA min	VILA max	VEE		
Power Supply Drain Current	I <sub>E</sub>	12	—	—	—	56	—	—	—	mAdc	—	—	—	—	12	4.5
Input Current	I <sub>in H</sub>	*	—	—	—	350	—	—	—	μAdc	*	—	—	—	12	4.5
	I <sub>in L</sub>	*	—	—	0.5	—	—	—	—	μAdc	—	*	—	—	12	4.5
Logic "1" Output Voltage	V <sub>OH</sub>	6	-1.045	-0.875	-0.960	-0.810	-0.890	-0.700	Vdc	8	—	—	—	—	12	4.5
		6	-1.045	-0.875	-0.960	-0.810	-0.890	-0.700	Vdc	9	—	—	—	—	12	4.5
Logic "0" Output Voltage	V <sub>OL</sub>	6	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	Vdc	—	8	—	—	—	12	4.5
		6	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	Vdc	—	9	—	—	—	12	4.5
Logic "1" Threshold Voltage	V <sub>OHA</sub>	6	-1.065	—	-0.980	—	-0.910	—	Vdc	—	—	8	—	—	12	4.5
		6	-1.065	—	-0.980	—	-0.910	—	Vdc	—	—	9	—	—	12	4.5
Logic "0" Threshold Voltage	V <sub>OLA</sub>	6	—	-1.630	—	-1.600	—	-1.555	Vdc	—	—	—	8	—	12	4.5
		6	—	-1.630	—	-1.600	—	-1.555	Vdc	—	—	—	9	—	12	4.5
Switching Times (50 Ω Load)										Pulse In	Pulse Out				-3.2 V	+2.0 V
Propagation Delay	t <sub>9-6+</sub>	6	—	1.6	—	1.5	—	1.7	ns	8	6	—	—	—	12	4.5
	t <sub>8-6-</sub>	6	—	1.8	—	1.7	—	1.9	ns	8	6	—	—	—	12	4.5
Rise Time	t <sub>6+</sub>	6	—	2.2	—	2.1	—	2.3	ns	8	6	—	—	—	12	4.5
Fall Time	t <sub>6-</sub>	6	—	2.2	—	2.1	—	2.3	ns	8	6	—	—	—	12	4.5

\*Individually test each input applying V<sub>IH</sub> or V<sub>IL</sub> to input under test.

## ELECTRICAL CHARACTERISTICS

This MECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (IERC-14A2CB or equivalent) or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is either in a test socket or is mounted on a printed circuit board. Test procedures are shown for only one input and one output. The other inputs and outputs are tested in a similar manner. Outputs are tested with a 50-ohm resistor to -2.0 Vdc. See general information section for complete thermal data.



L SUFFIX  
CERAMIC PACKAGE  
CASE 620

Characteristic	Symbol	Pin Under Test	MC1664L Test Limits						Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			-30°C		+25°C		+85°C			V <sub>IH</sub> max	V <sub>IL</sub> min	V <sub>IHA</sub> min	V <sub>I LA</sub> max	V <sub>EE</sub>	
			Min	Max	Min	Max	Min	Max							
Power Supply Drain Current	I <sub>E</sub>	8	—	—	—	56	—	—	mAdc	—	—	—	—	8	1,16
Input Current	I <sub>in H</sub>	*	—	—	—	350	—	—	μAdc	*	—	—	—	8	1,16
	I <sub>in L</sub>	*	—	—	0.5	—	—	—	μAdc	—	*	—	—	8	1,16
Logic "1" Output Voltage	VOH	2	-1.045	-0.875	-0.960	-0.810	-0.890	-0.700	Vdc	4	—	—	—	8	1,16
		2	-1.045	-0.875	-0.960	-0.810	-0.890	-0.700	Vdc	5	—	—	—	8	1,16
Logic "0" Output Voltage	VOL	2	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	Vdc	—	4	—	—	8	1,16
		2	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	Vdc	—	5	—	—	8	1,16
Logic "1" Threshold Voltage	VOHA	2	-1.065	—	-0.980	—	-0.910	—	Vdc	—	—	4	—	8	1,16
		2	-1.065	—	-0.980	—	-0.910	—	Vdc	—	—	5	—	8	1,16
Logic "0" Threshold Voltage	VOLA	2	—	-1.630	—	-1.600	—	-1.555	Vdc	—	—	—	4	8	1,16
		2	—	-1.630	—	-1.600	—	-1.555	Vdc	—	—	—	5	8	1,16
Switching Times (50 Ω Load) Propagation Delay	t <sub>4+2+</sub>	2	—	1.6	—	1.5	—	1.7	ns	Pulse In	Pulse Out	—	—	-3.2V	+2.0V
	t <sub>4-2-</sub>	2	—	1.8	—	1.7	—	1.9	ns	4	2	—	—	8	1,16
Rise Time	t <sub>2+</sub>	2	—	2.2	—	2.1	—	2.3	ns	4	2	—	—	8	1,16
Fall Time	t <sub>2-</sub>	2	—	2.2	—	2.1	—	2.3	ns	4	2	—	—	8	1,16

\* Individually test each input applying V<sub>IH</sub> or V<sub>IL</sub> to input under test.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C

