SCDS034F - JULY 1997 - REVISED MAY 1998

- Standard '245-Type Pinout
- 5-Ω Switch Connection Between Two Ports
- Isolation Under Power-Off Conditions
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Small-Outline (DW), and Thin Shrink Small-Outline (PW) Packages

description

The SN74CBTLV3245 provides eight bits of high-speed bus switching in a standard '245 device pinout. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

DB, DGV, DW, OR PW PACKAGE (TOP VIEW) 20 V<u>C</u>C NC 19 OE A1 L 2 18 🛛 B1 A2 🛛 3 17 🛛 B2 A3 4 16 🛛 B3 A4 🛛 5 A5 [6 15 B4 14 B5 A6 7 A7 🛛 8 13 🛛 B6 12 🛛 B7 9 A8 | 11 🛛 B8 GND 🛛 10

NC - No internal connection


The device is organized as one 8-bit switch. When output enable (\overline{OE}) is low, the 8-bit bus switch is on and port A is connected to port B. When \overline{OE} is high, the switch is open and a high-impedance state exists between the two ports.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74CBTLV3245 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE							
INPUT OE	FUNCTION						
L	A port = B port						
Н	Disconnect						

logic diagram (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated

SCDS034F - JULY 1997 - REVISED MAY 1998

simplified schematic, each FET switch



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)		
Continuous channel current		128 mA
Input clamp current, I _{IK} (V _{I/O} < 0)		–50 mA
Package thermal impedance, θ_{JA} (see Note 2)): DB package	115°C/W
	DGV package	146°C/W
	DW package	
	PW package	128°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT	
Vcc	Supply voltage		2.3	3.6	V	
VIH High-level control input voltage		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
VIH	Figh-level control liput voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		_ v	
1		V_{CC} = 2.3 V to 2.7 V		0.7	V	
VIL	Low-level control input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	v	
ТА	Operating free-air temperature		-40	85	°C	

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCDS034F - JULY 1997 - REVISED MAY 1998

PA	RAMETER		TEST CONDITIO	MIN	TYP [†]	MAX	UNIT	
VIK		V _{CC} = 3 V,	lj = -18 mA				-0.8	V
II.		V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$				±50	μΑ
loff		$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 3.6 \text{ V}$				30	μΑ
ICC	_	V _{CC} = 3.6 V,	I _O = 0,	$V_I = V_{CC}$ or GND			20	μA
$\Delta I C C^{\ddagger}$	Control inputs	V _{CC} = 3.6 V,	One input at 3 V,	Other inputs at V_{CC} or GND			750	μΑ
Ci	Control inputs	V _I = 3 V or 0				3.5		pF
C _{io(OFI}	F)	V _O = 3 V or 0,	OE = V _{CC}			8		pF
			N/- 0	lj = 64 mA		¶	¶	
	V _{CC} = 2.3 V, TYP at V _{CC} = 2.5 V		$V_{I} = 0$	lj = 24 mA		¶	¶	
. 8			V _I = 1.7 V,	lj = 15 mA		¶	ſ	Ω
r _{on} §				l _l = 64 mA		5	7	22
		$V_{CC} = 3 V$	$V_{I} = 0$	I _I = 24 mA		5	7	
			V _I = 2.4 V,	lj = 15 mA		10	15	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.

[‡] This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)


PARAMETER		FROM TO (INPUT) (OUTPUT) -					UNIT
		(001-01)	MIN	MAX	MIN	MAX	
tpd [#]	A or B	B or A		¶		0.25	ns
ten	OE	A or B	¶	¶	1	5.6	ns
^t dis	OE	A or B	¶	¶	1	6.5	ns

 \P This information was not available at the time of publication.

[#] The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



SCDS034F - JULY 1997 - REVISED MAY 1998




NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



SCDS034F - JULY 1997 - REVISED MAY 1998



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

1 of 3

😻 Texas Instruments	THE WORLD	LEADER I	N DSP AND	ANALOG
Products 💽	Development	Tools 💌	Applicat	ions 💌
Search GO	Advanced Search Tech Support	□ TI Home □ Comments	□ TI&ME □ Site Map	🗆 Employment 🖿 Tl Global

PRODUCT FOLDER | PRODUCT INFO: <u>FEATURES</u> | <u>DESCRIPTION</u> | <u>DATASHEETS</u> | <u>PRICING/AVAILABILITY</u> | <u>SAMPLES</u> | <u>APPLICATION NOTES</u> | <u>RELATED DOCUMENTS</u>

PRODUCT SUPPORT: TRAINING

SN74CBTLV3245, Low-Voltage Octal FET Bus Switch

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN74CBTLV3245
Voltage Nodes (V)	3.3
Vcc range (V)	2.3 to 3.6
No. of Bits	8
ron(max) (ohms)	7
tpd(max) (ns)	0.25

FEATURES

Back to Top

- Standard '245-Type Pinout
- 5- a Switch Connection Between Two Ports
- Isolation Under Power Off Conditions
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Small-Outline (DW), and Thin Shrink Small-Outline (PW) Packages

DESCRIPTION

Back to Top

The SN74CBTLV3245 provides eight bits of high-speed bus switching in a standard '245 device pinout. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as one 8-bit switch. When output enable (OE\) is low, the 8-bit bus switch is on and

port A is connected to port B. When OE\ is high, the switch is open and a high-impedance state exists between the two ports.

To ensure the high-impedance state during power up or power down, OE\ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-

2 of 3

sinking capability of the driver.

The SN74CBTLV3245 is characterized for operation from -40°C to 85°C.

TECHNICAL DOCUMENTS

To view the following documents, <u>Acrobat Reader 3.x</u> is required. To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

Full datasheet in Acrobat PDF: <u>scds034f.pdf</u> (79 KB) (Updated: 05/19/1998) Full datasheet in Zipped PostScript: <u>scds034f.psz</u> (83 KB)

APPLICATION NOTES

View Application Reports for Digital Logic

- <u>5-V To 3.3-V Translation With The SN74CBTD3384</u> (SCDA003B Updated: 03/01/1997)
- Low-Voltage Bus-Switch Technology And Applications (SCDA005 Updated: 12/01/1997)
- <u>SN74CBTS3384 Bus Switches Provide Fast Connection And Ensure Isolation</u> (SCDA002A -Updated: 08/01/1996)
- <u>TI Logic Solutions for Memory Interleaving With the Intel440BX Chipset</u> (SCCA001 -Updated: 04/08/1999)
- Texas Instruments Crossbar Switches (SCDA001A Updated: 06/01/1995)
- <u>Texas Instruments Solution for Undershoot Protection for Bus Switches</u> (SCDA007 -Updated: 04/13/2000)

RELATED DOCUMENTS

<u>Back to Top</u>

- <u>Documentation Rules (SAP) And Ordering Information</u> (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

SAMPLES	<u>Back to Top</u>							
ORDERABLE DEVICE	<u>PACKAGE</u>	<u>PINS</u>	<u>TEMP (°C)</u>	<u>STATUS</u>	<u>SAMPLES</u>			
SN74CBTLV3245PWLE	<u>PW</u>	20	-40 TO 85	OBSOLETE				
SN74CBTLV3245PWR	<u>PW</u>	20	-40 TO 85	ACTIVE	Request Samples			

PRICING/AVAILABILITY

ORDERABLE DEVICE	<u>PACKAGE</u>	<u>PINS</u>	<u>TEMP</u> <u>(°C)</u>	<u>STATUS</u>	<u>BUDGETARY</u> <u>PRICE</u> <u>US\$/UNIT</u> <u>QTY=1000+</u>	<u>PACK</u> <u>QTY</u>	PRICING/AVAILABILITY
SN74CBTLV3245DBLE	<u>DB</u>	20	-40 TO 85	OBSOLETE			
SN74CBTLV3245DBR	<u>DB</u>	20	-40 TO 85	ACTIVE	1.00	2000	Check stock or order
SN74CBTLV3245DGVR	<u>DGV</u>	20	-40 TO 85	ACTIVE	1.17	2000	Check stock or order
			85 -40 TO				

Back to Top

Back to Top

Back to Top

Back to Tor

Back to Top

3 of 3

SN74CBTLV3245PWLE	<u>PW</u>	20	-40 TO 85	OBSOLETE			
SN74CBTLV3245PWR	<u>PW</u>	20	-40 TO 85	ACTIVE	1.00	2000	Check stock or order

Table Data Updated on: 11/15/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks | Privacy Policy</u> | <u>Important Notice</u>