

# Stellaris® LM3S101 Microcontroller

DATA SHEET

## Copyright

Copyright © 2007-2011 Texas Instruments Incorporated All rights reserved. Stellaris® and StellarisWare® are registered trademarks of Texas Instruments Incorporated. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

A Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Texas Instruments Incorporated 108 Wild Basin, Suite 350 Austin, TX 78746 http://www.ti.com/stellaris http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm







## **Table of Contents**

Revision His	story	17
About This	Document	21
Audience		21
About This Ma	anual	21
	ments	
Documentatio	n Conventions	22
1	Architectural Overview	24
1.1	Product Features	24
1.2	Target Applications	29
1.3	High-Level Block Diagram	29
1.4	Functional Overview	31
1.4.1	ARM Cortex™-M3	31
1.4.2	Motor Control Peripherals	
1.4.3	Analog Peripherals	
1.4.4	Serial Communications Peripherals	
1.4.5	System Peripherals	
1.4.6	Memory Peripherals	
1.4.7	Additional Features	
1.4.8	Hardware Details	
1.4.9	System Block Diagram	36
2	The Cortex-M3 Processor	37
2.1	Block Diagram	38
2.2	Overview	39
2.2.1	System-Level Interface	39
2.2.2	Integrated Configurable Debug	39
2.2.3	Trace Port Interface Unit (TPIU)	40
2.2.4	Cortex-M3 System Component Details	
2.3	Programming Model	41
2.3.1	Processor Mode and Privilege Levels for Software Execution	41
2.3.2	Stacks	
2.3.3	Register Map	
2.3.4	Register Descriptions	
2.3.5	Exceptions and Interrupts	
2.3.6	Data Types	56
2.4	Memory Model	
2.4.1	Memory Regions, Types and Attributes	
2.4.2	Memory System Ordering of Memory Accesses	
2.4.3	Behavior of Memory Accesses	
2.4.4	Software Ordering of Memory Accesses	
2.4.5	Bit-Banding	
2.4.6	Data Storage	
2.4.7	Synchronization Primitives	
2.5	Exception Model	
2.5.1	Exception States	
2.5.2	Exception Types	64

2.5.3	Exception Handlers	67
2.5.4	Vector Table	67
2.5.5	Exception Priorities	68
2.5.6	Interrupt Priority Grouping	68
2.5.7	Exception Entry and Return	68
2.6	Fault Handling	70
2.6.1	Fault Types	71
2.6.2	Fault Escalation and Hard Faults	71
2.6.3	Fault Status Registers and Fault Address Registers	72
2.6.4	Lockup	72
2.7	Power Management	
2.7.1	Entering Sleep Modes	
2.7.2	Wake Up from Sleep Mode	73
2.8	Instruction Set Summary	74
3	Cortex-M3 Peripherals	77
3.1	Functional Description	
3.1.1	System Timer (SysTick)	77
3.1.2	Nested Vectored Interrupt Controller (NVIC)	78
3.1.3	System Control Block (SCB)	80
3.2	Register Map	80
3.3	System Timer (SysTick) Register Descriptions	81
3.4	NVIC Register Descriptions	85
3.5	System Control Block (SCB) Register Descriptions	93
4	JTAG Interface	120
4.1	Block Diagram	121
4.2	Signal Description	121
4.3	Functional Description	122
4.3.1	JTAG Interface Pins	123
4.3.2	JTAG TAP Controller	124
4.3.3	Shift Registers	125
4.3.4	Operational Considerations	125
4.4	Initialization and Configuration	127
4.5	Register Descriptions	127
4.5.1	Instruction Register (IR)	127
4.5.2	Data Registers	129
5	System Control	131
5.1	Signal Description	131
5.2	Functional Description	131
5.2.1	Device Identification	132
5.2.2	Reset Control	132
5.2.3	Power Control	136
5.2.4	Clock Control	136
5.2.5	System Control	140
5.3	Initialization and Configuration	141
5.4	Register Map	141
	Register Descriptions	142

6	Internal Memory	180
6.1	Block Diagram	180
6.2	Functional Description	180
6.2.1	SRAM Memory	180
6.2.2	Flash Memory	181
6.3	Flash Memory Initialization and Configuration	183
6.3.1	Changing Flash Protection Bits	183
6.3.2	Flash Programming	184
6.4	Register Map	185
6.5	Flash Register Descriptions (Flash Control Offset)	185
6.6	Flash Register Descriptions (System Control Offset)	193
7	General-Purpose Input/Outputs (GPIOs)	197
7.1	Block Diagram	198
7.2	Signal Description	198
7.3	Functional Description	202
7.3.1	Data Control	203
7.3.2	Interrupt Control	204
7.3.3	Mode Control	205
7.3.4	Pad Control	205
7.3.5	Identification	205
7.4	Initialization and Configuration	205
7.5	Register Map	206
7.6	Register Descriptions	208
8	General-Purpose Timers	240
8.1	Block Diagram	240
8.2	Signal Description	
8.3	Functional Description	242
8.3.1	GPTM Reset Conditions	
8.3.2	32-Bit Timer Operating Modes	
8.3.3	16-Bit Timer Operating Modes	
8.4	Initialization and Configuration	
8.4.1	32-Bit One-Shot/Periodic Timer Mode	
8.4.2	32-Bit Real-Time Clock (RTC) Mode	
8.4.3	16-Bit One-Shot/Periodic Timer Mode	
8.4.4	16-Bit Input Edge Count Mode	
8.4.5	16-Bit Input Edge Timing Mode	
8.4.6	16-Bit PWM Mode	
8.5	Register Map	
8.6	Register Descriptions	251
9	Watchdog Timer	
9.1	Block Diagram	
9.2	Functional Description	
9.3	Initialization and Configuration	
9.4	Register Map	
9.5	Register Descriptions	279
10	Universal Asynchronous Receivers/Transmitters (UARTs)	
	Block Diagram	301

	Signal Description	301
10.3	Functional Description	302
10.3.1	Transmit/Receive Logic	302
10.3.2	Baud-Rate Generation	302
10.3.3	Data Transmission	303
10.3.4	FIFO Operation	304
10.3.5	Interrupts	304
10.3.6	Loopback Operation	305
10.4	Initialization and Configuration	305
10.5	Register Map	
10.6	Register Descriptions	307
11	Synchronous Serial Interface (SSI)	340
11.1	Block Diagram	
11.2	Signal Description	
11.3	Functional Description	341
11.3.1	Bit Rate Generation	341
11.3.2	FIFO Operation	342
11.3.3	Interrupts	342
11.3.4	Frame Formats	343
11.4	Initialization and Configuration	350
11.5	Register Map	351
11.6	Register Descriptions	352
12	Analog Comparators	378
12.1	Block Diagram	
12.2	Signal Description	
12.3	Functional Description	
12.3.1	Internal Reference Programming	
12.4	Initialization and Configuration	
12.5	Register Map	
12.6	Register Descriptions	
13	Pin Diagram	
		000
	•	
14	Signal Tables	393
<b>14</b> 14.1	Signal Tables	<b>393</b> 393
<b>14</b> 14.1 14.2	Signal Tables	<b>393</b> 393 397
14	Signal Tables  28-Pin SOIC Package Pin Tables  48-Pin QFP/QFN Package Pin Table  Connections for Unused Signals	<b>393</b> 393 397 402
14 14.1 14.2 14.3 15	Signal Tables  28-Pin SOIC Package Pin Tables  48-Pin QFP/QFN Package Pin Table  Connections for Unused Signals  Operating Characteristics	393 393 397 402 <b>403</b>
14 14.1 14.2 14.3 15 16	Signal Tables  28-Pin SOIC Package Pin Tables  48-Pin QFP/QFN Package Pin Table  Connections for Unused Signals  Operating Characteristics  Electrical Characteristics	393 393 397 402 <b>403</b> <b>404</b>
14 14.1 14.2 14.3 15 16 16.1	Signal Tables  28-Pin SOIC Package Pin Tables  48-Pin QFP/QFN Package Pin Table  Connections for Unused Signals  Operating Characteristics  Electrical Characteristics  DC Characteristics	393 393 397 402 <b>403</b> <b>404</b> 404
14 14.1 14.2 14.3 15 16 16.1 16.1.1	Signal Tables  28-Pin SOIC Package Pin Tables  48-Pin QFP/QFN Package Pin Table  Connections for Unused Signals  Operating Characteristics  Electrical Characteristics  DC Characteristics  Maximum Ratings	393 393 397 402 <b>403</b> 404 404
14 14.1 14.2 14.3 15 16 16.1 16.1.1 16.1.2	Signal Tables  28-Pin SOIC Package Pin Tables  48-Pin QFP/QFN Package Pin Table  Connections for Unused Signals  Operating Characteristics  Electrical Characteristics  DC Characteristics  Maximum Ratings  Recommended DC Operating Conditions	393 393 397 402 <b>403</b> 404 404 404
14 14.1 14.2 14.3 15 16 16.1 16.1.1 16.1.2 16.1.3	Signal Tables  28-Pin SOIC Package Pin Tables  48-Pin QFP/QFN Package Pin Table  Connections for Unused Signals  Operating Characteristics  Electrical Characteristics  DC Characteristics  Maximum Ratings  Recommended DC Operating Conditions  On-Chip Low Drop-Out (LDO) Regulator Characteristics	393 397 402 403 404 404 404 404 405
14 14.1 14.2 14.3 15 16 16.1 16.1.1 16.1.2 16.1.3 16.1.4	Signal Tables  28-Pin SOIC Package Pin Tables  48-Pin QFP/QFN Package Pin Table  Connections for Unused Signals  Operating Characteristics  Electrical Characteristics  DC Characteristics  Maximum Ratings  Recommended DC Operating Conditions  On-Chip Low Drop-Out (LDO) Regulator Characteristics  GPIO Module Characteristics	393 393 397 402 403 404 404 404 405 405
14 14.1 14.2 14.3 15 16 16.1 16.1.1 16.1.2 16.1.3 16.1.4 16.1.5	Signal Tables  28-Pin SOIC Package Pin Tables  48-Pin QFP/QFN Package Pin Table  Connections for Unused Signals  Operating Characteristics  Electrical Characteristics  DC Characteristics  Maximum Ratings  Recommended DC Operating Conditions  On-Chip Low Drop-Out (LDO) Regulator Characteristics  GPIO Module Characteristics  Power Specifications	393 393 397 402 403 404 404 404 405 405 405
14 14.1 14.2 14.3 15 16 16.1 16.1.1 16.1.2 16.1.3 16.1.4 16.1.5 16.1.6	Signal Tables  28-Pin SOIC Package Pin Tables  48-Pin QFP/QFN Package Pin Table  Connections for Unused Signals  Operating Characteristics  Electrical Characteristics  DC Characteristics  Maximum Ratings  Recommended DC Operating Conditions  On-Chip Low Drop-Out (LDO) Regulator Characteristics  GPIO Module Characteristics  Power Specifications  Flash Memory Characteristics	393 393 397 402 403 404 404 404 405 405 405 406
14 14.1 14.2 14.3 15 16 16.1 16.1.1 16.1.2 16.1.3 16.1.4 16.1.5 16.1.6 16.2	Signal Tables  28-Pin SOIC Package Pin Tables  48-Pin QFP/QFN Package Pin Table  Connections for Unused Signals  Operating Characteristics  Electrical Characteristics  DC Characteristics  Maximum Ratings  Recommended DC Operating Conditions  On-Chip Low Drop-Out (LDO) Regulator Characteristics  GPIO Module Characteristics  Power Specifications	393 393 397 402 403 404 404 404 405 405 406 406 406

16.2.3	JTAG and Boundary Scan	407
16.2.4	Reset	409
16.2.5	Sleep Modes	411
16.2.6	General-Purpose I/O (GPIO)	411
16.2.7	Synchronous Serial Interface (SSI)	412
16.2.8	Analog Comparator	413
Α	Serial Flash Loader	415
A.1	Serial Flash Loader	
A.2	Interfaces	415
A.2.1	UART	415
A.2.2	SSI	415
A.3	Packet Handling	416
A.3.1	Packet Format	416
A.3.2	Sending Packets	416
A.3.3	Receiving Packets	416
A.4	Commands	417
A.4.1	COMMAND_PING (0X20)	417
A.4.2	COMMAND_GET_STATUS (0x23)	
A.4.3	COMMAND_DOWNLOAD (0x21)	417
A.4.4	COMMAND_SEND_DATA (0x24)	
A.4.5	COMMAND_RUN (0x22)	
A.4.6	COMMAND_RESET (0x25)	418
В	Register Quick Reference	420
С	Ordering and Contact Information	433
C.1	Ordering Information	
C.2	Part Markings	433
C.3	Kits	434
C.4	Support Information	434
D	Package Information	435
D.1	28-Pin SOIC Package	
D.1.1	Package Dimensions	435
D.2	48-Pin LQFP Package	
D.2.1	Package Dimensions	
D.2.2	Tray Dimensions	439
D.2.3	Tape and Reel Dimensions	
D.3	48-Pin QFN Package	442
D.3.1	Package Dimensions	442

# **List of Figures**

Figure 1-1.	Stellaris LM3S101 Microcontroller High-Level Block Diagram	30
Figure 1-2.	LM3S101 Controller System-Level Block Diagram	
Figure 2-1.	CPU Block Diagram	
Figure 2-2.	TPIU Block Diagram	
Figure 2-3.	Cortex-M3 Register Set	42
Figure 2-4.	Bit-Band Mapping	61
Figure 2-5.	Data Storage	62
Figure 2-6.	Vector Table	67
Figure 2-7.	Exception Stack Frame	69
Figure 4-1.	JTAG Module Block Diagram	121
Figure 4-2.	Test Access Port State Machine	125
Figure 4-3.	IDCODE Register Format	129
Figure 4-4.	BYPASS Register Format	130
Figure 4-5.	Boundary Scan Register Format	130
Figure 5-1.	Basic RST Configuration	133
Figure 5-2.	External Circuitry to Extend Power-On Reset	134
Figure 5-3.	Reset Circuit Controlled by Switch	134
Figure 5-4.	Main Clock Tree	137
Figure 6-1.	Flash Block Diagram	180
Figure 7-1.	GPIO Module Block Diagram	198
Figure 7-2.	GPIO Port Block Diagram	203
Figure 7-3.	GPIODATA Write Example	204
Figure 7-4.	GPIODATA Read Example	204
Figure 8-1.	GPTM Module Block Diagram	241
Figure 8-2.	16-Bit Input Edge Count Mode Example	245
Figure 8-3.	16-Bit Input Edge Time Mode Example	246
Figure 8-4.	16-Bit PWM Mode Example	247
Figure 9-1.	WDT Module Block Diagram	277
Figure 10-1.	UART Module Block Diagram	301
Figure 10-2.	UART Character Frame	302
Figure 11-1.	SSI Module Block Diagram	340
Figure 11-2.	TI Synchronous Serial Frame Format (Single Transfer)	343
Figure 11-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	344
Figure 11-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	345
Figure 11-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	345
Figure 11-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	346
Figure 11-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	347
Figure 11-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	347
Figure 11-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	348
Figure 11-10.	MICROWIRE Frame Format (Single Frame)	349
Figure 11-11.	MICROWIRE Frame Format (Continuous Transfer)	350
Figure 11-12.	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	350
Figure 12-1.	Analog Comparator Module Block Diagram	
Figure 12-2.	Structure of Comparator Unit	
Figure 12-3.	Comparator Internal Reference Structure	
Figure 13-1.	28-Pin SOIC Package Pin Diagram	

Figure 13-2.	48-Pin QFP Package Pin Diagram	391
Figure 13-3.	48-Pin QFN Package Pin Diagram	392
Figure 16-1.	Load Conditions	407
Figure 16-2.	JTAG Test Clock Input Timing	408
Figure 16-3.	JTAG Test Access Port (TAP) Timing	408
Figure 16-4.	JTAG TRST Timing	409
Figure 16-5.	External Reset Timing (RST)	409
Figure 16-6.	Power-On Reset Timing	410
Figure 16-7.	Brown-Out Reset Timing	410
Figure 16-8.	Software Reset Timing	410
Figure 16-9.	Watchdog Reset Timing	411
Figure 16-10.	LDO Reset Timing	411
Figure 16-11.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing	
	Measurement	412
Figure 16-12.	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	413
Figure 16-13.	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	413
Figure D-1.	Stellaris LM3S101 28-Pin SOIC Package	435
Figure D-2.	Stellaris LM3S101 48-Pin LQFP Package	437
Figure D-3.	48-Pin LQFP Tray Dimensions	439
Figure D-4.	48-Pin LQFP Tape and Reel Dimensions	441
Figure D-5.	Stellaris LM3S101 48-Pin QFN Package	442

## **List of Tables**

Table 1.	Revision History	17
Table 2.	Documentation Conventions	
Table 2-1.	Summary of Processor Mode, Privilege Level, and Stack Use	42
Table 2-2.	Processor Register Map	
Table 2-3.	PSR Register Combinations	
Table 2-4.	Memory Map	
Table 2-5.	Memory Access Behavior	
Table 2-6.	SRAM Memory Bit-Banding Regions	60
Table 2-7.	Peripheral Memory Bit-Banding Regions	
Table 2-8.	Exception Types	
Table 2-9.	Interrupts	66
Table 2-10.	Exception Return Behavior	70
Table 2-11.	Faults	71
Table 2-12.	Fault Status and Fault Address Registers	72
Table 2-13.	Cortex-M3 Instruction Summary	74
Table 3-1.	Core Peripheral Register Regions	77
Table 3-2.	Peripherals Register Map	80
Table 3-3.	Interrupt Priority Levels	99
Table 4-1.	JTAG_SWD_SWO Signals (28SOIC)	121
Table 4-2.	JTAG_SWD_SWO Signals (48QFP)	122
Table 4-3.	JTAG_SWD_SWO Signals (48QFN)	
Table 4-4.	JTAG Port Pins Reset State	
Table 4-5.	JTAG Instruction Register Commands	127
Table 5-1.	System Control & Clocks Signals (28SOIC)	131
Table 5-2.	System Control & Clocks Signals (48QFP)	131
Table 5-3.	System Control & Clocks Signals (48QFN)	131
Table 5-4.	Reset Sources	132
Table 5-5.	Clock Source Options	137
Table 5-6.	Possible System Clock Frequencies Using the SYSDIV Field	138
Table 5-7.	System Control Register Map	141
Table 5-8.	PLL Mode Control	153
Table 6-1.	Flash Protection Policy Combinations	181
Table 6-2.	Flash Register Map	185
Table 7-1.	GPIO Pins With Non-Zero Reset Values	
Table 7-2.	GPIO Pins and Alternate Functions (28SOIC)	199
Table 7-3.	GPIO Pins and Alternate Functions (48QFP)	199
Table 7-4.	GPIO Pins and Alternate Functions (48QFN)	200
Table 7-5.	GPIO Signals (28SOIC)	200
Table 7-6.	GPIO Signals (48QFP)	
Table 7-7.	GPIO Signals (48QFN)	201
Table 7-8.	GPIO Pad Configuration Examples	205
Table 7-9.	GPIO Interrupt Configuration Example	206
Table 7-10.	GPIO Register Map	
Table 8-1.	Available CCP Pins	
Table 8-2.	General-Purpose Timers Signals (28SOIC)	
Table 8-3.	General-Purpose Timers Signals (48QFP)	242

Table 8-4.	General-Purpose Timers Signals (48QFN)	242
Table 8-5.	16-Bit Timer With Prescaler Configurations	244
Table 8-6.	Timers Register Map	251
Table 9-1.	Watchdog Timer Register Map	278
Table 10-1.	UART Signals (28SOIC)	301
Table 10-2.	UART Signals (48QFP)	301
Table 10-3.	UART Signals (48QFN)	
Table 10-4.	UART Register Map	
Table 11-1.	SSI Signals (28SOIC)	
Table 11-2.	SSI Signals (48QFP)	
Table 11-3.	SSI Signals (48QFN)	341
Table 11-4.	SSI Register Map	
Table 12-1.	Analog Comparators Signals (28SOIC)	379
Table 12-2.	Analog Comparators Signals (48QFP)	
Table 12-3.	Analog Comparators Signals (48QFN)	
Table 12-4.	Comparator 0 Operating Modes	
Table 12-5.	Comparator 1 Operating Modes	
Table 12-6.	Internal Reference Voltage and ACREFCTL Field Values	
Table 12-7.	Analog Comparators Register Map	
Table 14-1.	Signals by Pin Number	
Table 14-2.	Signals by Signal Name	
Table 14-3.	Signals by Function, Except for GPIO	
Table 14-4.	GPIO Pins and Alternate Functions	396
Table 14-5.	Signals by Pin Number	397
Table 14-6.	Signals by Signal Name	399
Table 14-7.	Signals by Function, Except for GPIO	
Table 14-8.	GPIO Pins and Alternate Functions	401
Table 14-9.	Connections for Unused Signals	402
Table 15-1.	Temperature Characteristics	
Table 15-2.	Thermal Characteristics	
Table 15-3.	ESD Absolute Maximum Ratings	403
Table 16-1.	Maximum Ratings	404
Table 16-2.	Recommended DC Operating Conditions	
Table 16-3.	LDO Regulator Characteristics	405
Table 16-4.	GPIO Module DC Characteristics	405
Table 16-5.	Detailed Power Specifications	406
Table 16-6.	Flash Memory Characteristics	
Table 16-7.	Phase Locked Loop (PLL) Characteristics	407
Table 16-8.	Clock Characteristics	407
Table 16-9.	JTAG Characteristics	407
Table 16-10.	Reset Characteristics	409
Table 16-11.	Sleep Modes AC Characteristics	411
Table 16-12.	GPIO Characteristics	
Table 16-13.	SSI Characteristics	
Table 16-14.	Analog Comparator Characteristics	
Table 16-15.	Analog Comparator Voltage Reference Characteristics	
Table C-1		433

# **List of Registers**

The Cortex	-M3 Processor	37
Register 1:	Cortex General-Purpose Register 0 (R0)	44
Register 2:	Cortex General-Purpose Register 1 (R1)	44
Register 3:	Cortex General-Purpose Register 2 (R2)	44
Register 4:	Cortex General-Purpose Register 3 (R3)	44
Register 5:	Cortex General-Purpose Register 4 (R4)	44
Register 6:	Cortex General-Purpose Register 5 (R5)	44
Register 7:	Cortex General-Purpose Register 6 (R6)	44
Register 8:	Cortex General-Purpose Register 7 (R7)	44
Register 9:	Cortex General-Purpose Register 8 (R8)	44
Register 10:	Cortex General-Purpose Register 9 (R9)	
Register 11:	Cortex General-Purpose Register 10 (R10)	
Register 12:	Cortex General-Purpose Register 11 (R11)	
Register 13:	Cortex General-Purpose Register 12 (R12)	
Register 14:	Stack Pointer (SP)	
Register 15:	Link Register (LR)	
Register 16:	Program Counter (PC)	
Register 17:	Program Status Register (PSR)	
Register 18:	Priority Mask Register (PRIMASK)	
Register 19:	Fault Mask Register (FAULTMASK)	
Register 20:	Base Priority Mask Register (BASEPRI)	
Register 21:	Control Register (CONTROL)	55
Cortex-M3	Peripherals	
Register 1:	SysTick Control and Status Register (STCTRL), offset 0x010	
Register 2:	SysTick Reload Value Register (STRELOAD), offset 0x014	
Register 3:	SysTick Current Value Register (STCURRENT), offset 0x018	
Register 4:	Interrupt 0-29 Set Enable (EN0), offset 0x100	
Register 5:	Interrupt 0-29 Clear Enable (DIS0), offset 0x180	
Register 6:	Interrupt 0-29 Set Pending (PEND0), offset 0x200	
Register 7:	Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280	
Register 8:	Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300	
Register 9:	Interrupt 0-3 Priority (PRI0), offset 0x400	
Register 10:	Interrupt 4-7 Priority (PRI1), offset 0x404	
Register 11:	Interrupt 8-11 Priority (PRI2), offset 0x408	
Register 12:	Interrupt 12-15 Priority (PRI3), offset 0x40C	
Register 13:	Interrupt 16-19 Priority (PRI4), offset 0x410	
Register 14:	Interrupt 20-23 Priority (PRI5), offset 0x414	
Register 15:	Interrupt 24-27 Priority (PRI6), offset 0x418	
Register 16:	Interrupt 28-29 Priority (PRI7), offset 0x41C	
Register 17:	Software Trigger Interrupt (SWTRIG), offset 0xF00	
Register 18:	CPU ID Base (CPUID), offset 0xD00	
Register 19:	Interrupt Control and State (INTCTRL), offset 0xD04	
Register 20:	Vector Table Offset (VTABLE), offset 0xD08	
Register 21:	Application Interrupt and Reset Control (APINT), offset 0xD0C	
Register 22:	System Control (SYSCTRL), offset 0xD10	101

Register 23:	Configuration and Control (CFGCTRL), offset 0xD14	103
Register 24:	System Handler Priority 1 (SYSPRI1), offset 0xD18	105
Register 25:	System Handler Priority 2 (SYSPRI2), offset 0xD1C	106
Register 26:	System Handler Priority 3 (SYSPRI3), offset 0xD20	107
Register 27:	System Handler Control and State (SYSHNDCTRL), offset 0xD24	108
Register 28:	Configurable Fault Status (FAULTSTAT), offset 0xD28	112
Register 29:	Hard Fault Status (HFAULTSTAT), offset 0xD2C	117
Register 30:	Memory Management Fault Address (MMADDR), offset 0xD34	118
Register 31:	Bus Fault Address (FAULTADDR), offset 0xD38	119
System Co	ntrol	131
Register 1:	Device Identification 0 (DID0), offset 0x000	
Register 2:	Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030	145
Register 3:	LDO Power Control (LDOPCTL), offset 0x034	146
Register 4:	Raw Interrupt Status (RIS), offset 0x050	147
Register 5:	Interrupt Mask Control (IMC), offset 0x054	148
Register 6:	Masked Interrupt Status and Clear (MISC), offset 0x058	149
Register 7:	Reset Cause (RESC), offset 0x05C	150
Register 8:	Run-Mode Clock Configuration (RCC), offset 0x060	151
Register 9:	XTAL to PLL Translation (PLLCFG), offset 0x064	
Register 10:	Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144	155
Register 11:	Clock Verification Clear (CLKVCLR), offset 0x150	156
Register 12:	Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160	157
Register 13:	Device Identification 1 (DID1), offset 0x004	158
Register 14:	Device Capabilities 0 (DC0), offset 0x008	160
Register 15:	Device Capabilities 1 (DC1), offset 0x010	161
Register 16:	Device Capabilities 2 (DC2), offset 0x014	162
Register 17:	Device Capabilities 3 (DC3), offset 0x018	163
Register 18:	Device Capabilities 4 (DC4), offset 0x01C	164
Register 19:	Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100	165
Register 20:	Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110	166
Register 21:	Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120	
Register 22:	Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104	168
Register 23:	Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114	
Register 24:	Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124	
Register 25:	Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108	174
Register 26:	Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118	
Register 27:	Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128	
Register 28:	Software Reset Control 0 (SRCR0), offset 0x040	
Register 29:	Software Reset Control 1 (SRCR1), offset 0x044	
Register 30:	Software Reset Control 2 (SRCR2), offset 0x048	179
Internal Me	mory	180
Register 1:	Flash Memory Address (FMA), offset 0x000	
Register 2:	Flash Memory Data (FMD), offset 0x004	
Register 3:	Flash Memory Control (FMC), offset 0x008	188
Register 4:	Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C	190
Register 5:	Flash Controller Interrupt Mask (FCIM), offset 0x010	
Register 6:	Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014	192
Register 7:	USec Reload (USECRL), offset 0x140	

Register 8:	Flash Memory Protection Read Enable (FMPRE), offset 0x130	195
Register 9:	Flash Memory Protection Program Enable (FMPPE), offset 0x134	196
General-Pu	rpose Input/Outputs (GPIOs)	197
Register 1:	GPIO Data (GPIODATA), offset 0x000	
Register 2:	GPIO Direction (GPIODIR), offset 0x400	210
Register 3:	GPIO Interrupt Sense (GPIOIS), offset 0x404	211
Register 4:	GPIO Interrupt Both Edges (GPIOIBE), offset 0x408	212
Register 5:	GPIO Interrupt Event (GPIOIEV), offset 0x40C	213
Register 6:	GPIO Interrupt Mask (GPIOIM), offset 0x410	214
Register 7:	GPIO Raw Interrupt Status (GPIORIS), offset 0x414	215
Register 8:	GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	216
Register 9:	GPIO Interrupt Clear (GPIOICR), offset 0x41C	217
Register 10:	GPIO Alternate Function Select (GPIOAFSEL), offset 0x420	218
Register 11:	GPIO 2-mA Drive Select (GPIODR2R), offset 0x500	220
Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	221
Register 13:	GPIO 8-mA Drive Select (GPIODR8R), offset 0x508	222
Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C	223
Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510	224
Register 16:	GPIO Pull-Down Select (GPIOPDR), offset 0x514	225
Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	226
Register 18:	GPIO Digital Enable (GPIODEN), offset 0x51C	227
Register 19:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	228
Register 20:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	229
Register 21:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	230
Register 22:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	231
Register 23:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	232
Register 24:	GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4	233
Register 25:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8	234
Register 26:	GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC	235
Register 27:	GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0	236
Register 28:	GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4	237
Register 29:	GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8	238
Register 30:	GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC	239
General-Pu	rpose Timers	240
Register 1:	GPTM Configuration (GPTMCFG), offset 0x000	252
Register 2:	GPTM TimerA Mode (GPTMTAMR), offset 0x004	
Register 3:	GPTM TimerB Mode (GPTMTBMR), offset 0x008	
Register 4:	GPTM Control (GPTMCTL), offset 0x00C	
Register 5:	GPTM Interrupt Mask (GPTMIMR), offset 0x018	
Register 6:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C	
Register 7:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020	
Register 8:	GPTM Interrupt Clear (GPTMICR), offset 0x024	
Register 9:	GPTM TimerA Interval Load (GPTMTAILR), offset 0x028	
Register 10:	GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C	
Register 11:	GPTM TimerA Match (GPTMTAMATCHR), offset 0x030	
Register 12:	GPTM TimerB Match (GPTMTBMATCHR), offset 0x034	
Register 13:	GPTM TimerA Prescale (GPTMTAPR), offset 0x038	
Register 14:	GPTM TimerB Prescale (GPTMTBPR), offset 0x03C	

Register 15:	GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040	272
Register 16:	GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044	273
Register 17:	GPTM TimerA (GPTMTAR), offset 0x048	274
Register 18:	GPTM TimerB (GPTMTBR), offset 0x04C	275
Watchdog <sup>-</sup>	Timer	276
Register 1:	Watchdog Load (WDTLOAD), offset 0x000	
Register 2:	Watchdog Value (WDTVALUE), offset 0x004	
Register 3:	Watchdog Control (WDTCTL), offset 0x008	
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	284
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	285
Register 7:	Watchdog Test (WDTTEST), offset 0x418	286
Register 8:	Watchdog Lock (WDTLOCK), offset 0xC00	287
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	288
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	289
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	290
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	291
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	292
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	293
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	294
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	295
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	296
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	297
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8	298
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC	299
Universal A	synchronous Receivers/Transmitters (UARTs)	300
Register 1:	UART Data (UARTDR), offset 0x000	308
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004	310
Register 3:	UART Flag (UARTFR), offset 0x018	
Register 4:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	314
Register 5:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028	315
Register 6:	UART Line Control (UARTLCRH), offset 0x02C	316
Register 7:	UART Control (UARTCTL), offset 0x030	
Register 8:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	
Register 9:	UART Interrupt Mask (UARTIM), offset 0x038	322
Register 10:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	
Register 11:	UART Masked Interrupt Status (UARTMIS), offset 0x040	325
Register 12:	UART Interrupt Clear (UARTICR), offset 0x044	
Register 13:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	
Register 14:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	
Register 15:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	
Register 16:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	
Register 17:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	
Register 18:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	
Register 19:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	
Register 20:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	335
D!- t 04 -		
Register 21: Register 22:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	

Register 23:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8	338
Register 24:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	339
Synchrono	us Serial Interface (SSI)	340
Register 1:	SSI Control 0 (SSICR0), offset 0x000	353
Register 2:	SSI Control 1 (SSICR1), offset 0x004	
Register 3:	SSI Data (SSIDR), offset 0x008	357
Register 4:	SSI Status (SSISR), offset 0x00C	358
Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010	360
Register 6:	SSI Interrupt Mask (SSIIM), offset 0x014	361
Register 7:	SSI Raw Interrupt Status (SSIRIS), offset 0x018	363
Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C	364
Register 9:	SSI Interrupt Clear (SSIICR), offset 0x020	365
Register 10:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	366
Register 11:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	367
Register 12:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	368
Register 13:	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	369
Register 14:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0	370
Register 15:	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4	371
Register 16:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8	372
Register 17:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	373
Register 18:	SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0	374
Register 19:	SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4	375
Register 20:	SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8	376
Register 21:	SSI PrimeCell Identification 3 (SSIPCelIID3), offset 0xFFC	377
Analog Co	mparators	378
Register 1:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000	
Register 2:	Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004	384
Register 3:	Analog Comparator Interrupt Enable (ACINTEN), offset 0x008	385
Register 4:	Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010	386
Register 5:	Analog Comparator Status 0 (ACSTAT0), offset 0x020	387
Register 6:	Analog Comparator Status 1 (ACSTAT1), offset 0x040	387
Register 7:	Analog Comparator Control 0 (ACCTL0), offset 0x024	388
Register 8:	Analog Comparator Control 1 (ACCTL1), offset 0x044	388

# **Revision History**

The revision history table notes changes made between the indicated revisions of the LM3S101 data sheet.

**Table 1. Revision History** 

Date	Revision	Description
November 2011	11107	■ Added module-specific pin tables to each chapter in the new Signal Description sections.
		■ In Timer chapter, clarified that in 16-Bit Input Edge Time Mode, the timer is capable of capturing three types of events: rising edge, falling edge, or both.
		■ In UART chapter, clarified interrupt behavior.
		■ In SSI chapter, corrected SSICIk in the figure "Synchronous Serial Frame Format (Single Transfer)".
		■ In Signal Tables chapter:
		Corrected pin numbers in table "Connections for Unused Signals" (other pin tables were correct).
		■ In Electrical Characteristics chapter:
		<ul> <li>Added parameter "Input voltage for a GPIO configured as an analog input" to the "Maximum Ratings" table.</li> </ul>
		<ul> <li>Corrected Nom values for parameters "TCK clock Low time" and "TCK clock High time" in "JTAG Characteristics" table.</li> </ul>
		■ Additional minor data sheet clarifications and corrections.
January 2011	9102	■ In Application Interrupt and Reset Control (APINT) register, changed bit name from SYSRESETREQ to SYSRESREQ.
		■ Added DEBUG (Debug Priority) bit field to System Handler Priority 3 (SYSPRI3) register.
		■ Added missing bit MMARV to the Configurable Fault Status (FAULTSTAT) register.
		■ Added "Reset Sources" table to System Control chapter.
		Removed mention of false-start bit detection in the UART chapter. This feature is not supported.
		Added note that specific module clocks must be enabled before that module's registers can be programmed. There must be a delay of 3 system clocks after the module clock is enabled before any of that module's registers are accessed.
		■ Added specification for maximum input voltage on a non-power pin when the microcontroller is unpowered (V <sub>NON</sub> parameter in Maximum Ratings table).
		■ Additional minor data sheet clarifications and corrections.

Table 1. Revision History (continued)

Date	Revision	Description
September 2010	7783	■ Reorganized ARM Cortex-M3 Processor Core, Memory Map and Interrupts chapters, creating two new chapters, The Cortex-M3 Processor and Cortex-M3 Peripherals. Much additional content was added, including all the Cortex-M3 registers.
		■ Changed register names to be consistent with StellarisWare® names: the Cortex-M3 Interrupt Control and Status (ICSR) register to the Interrupt Control and State (INTCTRL) register, and the Cortex-M3 Interrupt Set Enable (SETNA) register to the Interrupt 0-31 Set Enable (EN0) register.
		■ Added clarification of instruction execution during Flash operations.
		■ Modified Figure 7-2 on page 203 to clarify operation of the GPIO inputs when used as an alternate function.
		Added caution not to apply a Low value to PB7 when debugging; a Low value on the pin causes the JTAG controller to be reset, resulting in a loss of JTAG communication.
		■ In General-Purpose Timers chapter, clarified operation of the 32-bit RTC mode.
		■ Added missing table "Connections for Unused Signals" (Table 14-9 on page 402).
		■ In Electrical Characteristics chapter:  - Added I <sub>LKG</sub> parameter (GPIO input leakage current) to Table 16-4 on page 405.  - Corrected values for t <sub>CLKRF</sub> parameter (SSIClk rise/fall time) in Table 16-13 on page 412.
		■ Added dimensions for Tray and Tape and Reel shipping mediums.
June 2010	7393	Corrected base address for SRAM in architectural overview chapter.
		■ Clarified system clock operation, adding content to "Clock Control" on page 136.
		■ In Signal Tables chapter, added table "Connections for Unused Signals."
		■ In "Reset Characteristics" table, corrected value for supply voltage (VDD) rise time.
		Additional minor data sheet clarifications and corrections.
April 2010	7004	<ul> <li>Added caution note to the I<sup>2</sup>C Master Timer Period (I2CMTPR) register description and changed field width to 7 bits.</li> </ul>
		■ Added note about RST signal routing.
		■ Clarified the function of the TnSTALL bit in the GPTMCTL register.
		Additional minor data sheet clarifications and corrections.

Table 1. Revision History (continued)

Date	Revision	Description
January 2010	6712	■ In "System Control" section, clarified Debug Access Port operation after Sleep modes.
		Clarified wording on Flash memory access errors.
		■ Added section on Flash interrupts.
		Clarified operation of SSI transmit FIFO.
		■ Made these changes to the Operating Characteristics chapter:
		Added storage temperature ratings to "Temperature Characteristics" table
		Added "ESD Absolute Maximum Ratings" table
		■ Made these changes to the Electrical Characteristics chapter:
		In "Flash Memory Characteristics" table, corrected Mass erase time
		Added sleep and deep-sleep wake-up times ("Sleep Modes AC Characteristics" table)
		In "Reset Characteristics" table, corrected supply voltage (VDD) rise time
October 2009	6438	■ The reset value for the <b>DID1</b> register may change, depending on the package.
		■ Deleted reset value for 16-bit mode from <b>GPTMTAILR</b> , <b>GPTMTAMATCHR</b> , and <b>GPTMTAR</b> registers because the module resets in 32-bit mode.
		■ Made these changes to the Electrical Characteristics chapter:
		Removed VSIH and VSIL parameters from Operating Conditions table.
		Changed SSI set up and hold times to be expressed in system clocks, not ns.
		■ Added 48QFN and 48QFP packages.
		Additional minor data sheet clarifications and corrections.
July 2009	5953	■ Clarified Power-on reset and RST pin operation; added new diagrams.
		■ Added DBG bits missing from <b>FMPRE</b> register. This changes register reset value.
		■ In ADC characteristics table, changed Max value for GAIN parameter from ±1 to ±3 and added E <sub>IR</sub> (Internal voltage reference error) parameter.
		■ Corrected ordering numbers.
		Additional minor data sheet clarifications and corrections.
April 2009	5369	■ Added JTAG/SWD clarification (see "Communication with JTAG/SWD" on page 126).
		■ Added "GPIO Module DC Characteristics" table (see Table 16-4 on page 405).
		Additional minor data sheet clarifications and corrections.
January 2009	4644	■ Incorrect bit type for RELOAD bit field in SysTick Reload Value register; changed to R/W.
		Clarification added as to what happens when the SSI in slave mode is required to transmit but there is no data in the TX FIFO.
		■ Minor corrections to comparator operating mode tables.
		Additional minor data sheet clarifications and corrections.

Table 1. Revision History (continued)

Date	Revision	Description
November 2008	4283	<ul> <li>Revised High-Level Block Diagram.</li> <li>Additional minor data sheet clarifications and corrections were made.</li> </ul>
October 2008	4149	<ul> <li>Added note on clearing interrupts to the Interrupts chapter:</li> <li>Note: It may take several processor cycles after a write to clear an interrupt source in order for NVIC to see the interrupt source de-assert. This means if the interrupt clear is done as the last action in an interrupt handler, it is possible for the interrupt handler to complete while NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer)</li> <li>Bit 13 and bit 5 of the GPTM Control (GPTMCTL) register should have been marked as reserved for Stellaris<sup>®</sup> devices without an ADC module.</li> <li>Additional minor data sheet clarifications and corrections were made.</li> </ul>
June 2008	2972	Started tracking revision history.

## **About This Document**

This data sheet provides reference information for the LM3S101 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex™-M3 core.

#### **Audience**

This manual is intended for system software developers, hardware designers, and application developers.

#### **About This Manual**

This document is organized into sections that correspond to each major feature.

#### **Related Documents**

The following related documents are available on the Stellaris® web site at www.ti.com/stellaris:

- Stellaris® Errata
- ARM® Cortex™-M3 Errata
- Cortex™-M3/M4 Instruction Set Technical User's Manual
- Stellaris® Graphics Library User's Guide
- Stellaris® Peripheral Driver Library User's Guide

The following related documents are also referenced:

- ARM® Debug Interface V5 Architecture Specification
- ARM® Embedded Trace Macrocell Architecture Specification
- IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the web site for additional documentation, including application notes and white papers.

### **Documentation Conventions**

This document uses the conventions shown in Table 2 on page 22.

**Table 2. Documentation Conventions** 

Notation	Meaning	
General Register Nota	ition	
REGISTER	APB registers are indicated in uppercase bold. For example, <b>PBORCTL</b> is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, <b>SRCRn</b> represents any (or all) of the three Software Reset Control registers: <b>SRCR0</b> , <b>SRCR1</b> , and <b>SRCR2</b> .	
bit	A single bit in a register.	
bit field	Two or more consecutive and related bits.	
offset 0xnnn	A hexadecimal increment to a register's address, relative to that module's base address as specified in Table 2-4 on page 56.	
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.	
reserved	Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set to 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
yy:xx	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.	
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.	
RC	Software can read this field. The bit or field is cleared by hardware after reading the bit/field.	
RO	Software can read this field. Always write the chip reset value.	
R/W	Software can read or write this field.	
R/WC	Software can read or write this field. Writing to it with any value clears the register.	
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.	
	This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.	
R/W1S	Software can read or write a 1 to this field. A write of a 0 to a R/W1S bit does not affect the bit value in the register.	
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.	
	This register is typically used to clear the corresponding bit in an interrupt register.	
WO	Only a write by software is valid; a read of the register returns no meaningful data.	
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.	
0	Bit cleared to 0 on chip reset.	
1	Bit set to 1 on chip reset.	
-	Nondeterministic.	
Pin/Signal Notation		
[]	Pin alternate function; a pin defaults to the signal without the brackets.	
pin	Refers to the physical connection on the package.	
signal	Refers to the electrical signal encoding of a pin.	

Table 2. Documentation Conventions (continued)

Notation	Meaning	
assert a signal	Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).	
deassert a signal	Change the value of the signal from the logically True state to the logically False state.	
SIGNAL	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.	
SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.	
Numbers		
Х	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.	
0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF.	
	All other numbers within register tables are assumed to be binary. Within conceptual information, binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix.	

## 1 Architectural Overview

The Stellaris<sup>®</sup> family of microcontrollers—the first ARM® Cortex<sup>™</sup>-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The LM3S101 microcontroller is targeted for industrial applications, including test and measurement equipment, factory automation, HVAC and building control, motion control, medical instrumentation, fire and security, and power/energy.

In addition, the LM3S101 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S101 microcontroller is code-compatible to all members of the extensive Stellaris family; providing flexibility to fit our customers' precise needs.

Texas Instruments offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network. See "Ordering and Contact Information" on page 433 for ordering information for Stellaris family devices.

#### 1.1 Product Features

The LM3S101 microcontroller includes the following product features:

- 32-Bit RISC Performance
  - 32-bit ARM® Cortex™-M3 v7M architecture optimized for small-footprint embedded applications
  - System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
  - Thumb®-compatible Thumb-2-only instruction set processor core for high code density
  - 20-MHz operation
  - Hardware-division and single-cycle-multiplication
  - Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
  - 14 interrupts with eight priority levels
  - Unaligned data access, enabling data to be efficiently packed into memory
  - Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
- ARM® Cortex™-M3 Processor Core
  - Compact core.

- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
- Migration from the ARM7™ processor family for better performance and power efficiency.
- Full-featured debug solution
  - Serial Wire JTAG Debug Port (SWJ-DP)
  - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
  - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
  - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
  - · Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer
- Optimized for single-cycle flash usage
- Three sleep modes with clock gating for low power
- Single-cycle multiply instruction and hardware divide
- Atomic operations
- ARM Thumb2 mixed 16-/32-bit instruction set
- 1.25 DMIPS/MHz

#### JTAG

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
- ARM additional instructions: APACC, DPACC and ABORT
- Integrated ARM Serial Wire Debug (SWD)
- Internal Memory
  - 8 KB single-cycle flash
    - User-managed flash block protection on a 2-KB block basis

- · User-managed flash data programming
- User-defined and managed flash-protection block
- 2 KB single-cycle SRAM

#### ■ GPIOs

- 2-18 GPIOs, depending on configuration
- 5-V-tolerant in input configuration
- Fast toggle capable of a change every two clock cycles
- Programmable control for GPIO interrupts
  - · Interrupt generation masking
  - · Edge-triggered on rising, falling, or both
  - · Level-sensitive on High or Low values
- Bit masking in both read and write operations through address lines
- Pins configured as digital inputs are Schmitt-triggered.
- Programmable control for GPIO pad configuration
  - · Weak pull-up or pull-down resistors
  - 2-mA, 4-mA, and 8-mA pad drive for digital communication
  - Slew rate control for the 8-mA drive
  - Open drain enables
  - Digital input enables

#### ■ General-Purpose Timers

- Two General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers/counters. Each GPTM can be configured to operate independently:
  - As a single 32-bit timer
  - As one 32-bit Real-Time Clock (RTC) to event capture
  - For Pulse Width Modulation (PWM)
- 32-bit Timer modes
  - Programmable one-shot timer
  - · Programmable periodic timer
  - Real-Time Clock when using an external 32.768-KHz clock as the input

- · User-enabled stalling when the controller asserts CPU Halt flag during debug
- 16-bit Timer modes
  - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
  - Programmable one-shot timer
  - · Programmable periodic timer
  - User-enabled stalling when the controller asserts CPU Halt flag during debug
- 16-bit Input Capture modes
  - · Input edge count capture
  - · Input edge time capture
- 16-bit PWM mode
  - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
  - 32-bit down counter with a programmable load register
  - Separate watchdog clock with an enable
  - Programmable interrupt generation logic with interrupt masking
  - Lock register protection from runaway software
  - Reset generation logic with an enable/disable
  - User-enabled stalling when the controller asserts the CPU Halt flag during debug

#### UART

- Fully programmable 16C550-type UART
- Separate 16x8 transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable baud-rate generator allowing speeds up to 1.25 Mbps
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- Line-break generation and detection
- Fully programmable serial interface characteristics
  - 5, 6, 7, or 8 data bits

- Even, odd, stick, or no-parity bit generation/detection
- 1 or 2 stop bit generation
- Synchronous Serial Interface (SSI)
  - Master or slave operation
  - Programmable clock bit rate and prescale
  - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
  - Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
  - Programmable data frame size from 4 to 16 bits
  - Internal loopback test mode for diagnostic/debug testing
- Analog Comparators
  - Two independent integrated analog comparators
  - Configurable for output to drive an output pin or generate an interrupt
  - Compare external pin input to external pin input or to internal programmable voltage reference
  - Compare a test voltage against any one of these voltages
    - · An individual external reference voltage
    - A shared single external reference voltage
    - · A shared internal reference voltage

#### Power

- On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
- Low-power options on controller: Sleep and Deep-sleep modes
- Low-power options for peripherals: software controls shutdown of individual peripherals
- User-enabled LDO unregulated voltage detection and automatic reset
- 3.3-V supply brown-out detection and reporting via interrupt or reset
- Flexible Reset Sources
  - Power-on reset (POR)
  - Reset pin assertion
  - Brown-out (BOR) detector alerts to system power drops
  - Software reset

- Watchdog timer reset
- Internal low drop-out (LDO) regulator output goes unregulated
- Industrial and extended temperature 28-pin RoHS-compliant SOIC package<sup>1</sup>
- Industrial and extended temperature 48-pin RoHS-compliant LQFP package
- Industrial and extended temperature 48-pin RoHS-compliant QFN package

## 1.2 Target Applications

- Factory automation and control
- Industrial control power devices
- Building and home automation
- Stepper motors
- Brushless DC motors
- AC induction motors

## 1.3 High-Level Block Diagram

Figure 1-1 on page 30 depicts the features on the Stellaris LM3S101 microcontroller.

November 17, 2011 29

<sup>&</sup>lt;sup>1</sup>NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this package in a new design.




Figure 1-1. Stellaris LM3S101 Microcontroller High-Level Block Diagram

#### 1.4 Functional Overview

The following sections provide an overview of the features of the LM3S101 microcontroller. The page number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 433.

#### 1.4.1 ARM Cortex™-M3

#### 1.4.1.1 Processor Core (see page 37)

All members of the Stellaris product family, including the LM3S101 microcontroller, are designed around an ARM Cortex™-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

#### 1.4.1.2 **Memory Map (see page 56)**

A memory map lists the location of instructions and data in memory. The memory map for the LM3S101 controller can be found in Table 2-4 on page 56. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

#### 1.4.1.3 System Timer (SysTick) (see page 77)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

#### 1.4.1.4 Nested Vectored Interrupt Controller (NVIC) (see page 78)

The LM3S101 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM® Cortex™-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 14 interrupts.

#### 1.4.1.5 System Control Block (SCB) (see page 80)

The SCB provides system implementation information and system control, including configuration, control, and reporting of system exceptions.

#### 1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S101 controller features Pulse Width Modulation (PWM) outputs.

#### 1.4.2.1 PWM

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

On the LM3S101, PWM motion control functionality can be achieved through:

■ The motion control features of the general-purpose timers using the CCP pins

#### CCP Pins (see page 246)

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

#### 1.4.3 Analog Peripherals

For support of analog signals, the LM3S101 microcontroller offers two analog comparators.

#### 1.4.3.1 Analog Comparators (see page 378)

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S101 microcontroller provides two independent integrated analog comparators that can be configured to drive an output or generate an interrupt .

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence.

#### 1.4.4 Serial Communications Peripherals

The LM3S101 controller supports both asynchronous and synchronous serial communications with:

- One fully programmable 16C550-type UART
- One SSI module

#### 1.4.4.1 **UART** (see page 300)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S101 controller includes one fully programmable 16C550-type UARTthat supports data transfer speeds up to 1.25 Mbps. (Although similar in functionality to a 16C550 UART, it is not register-compatible.)

Separate 16x8 transmit (TX) and receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

#### 1.4.4.2 SSI (see page 340)

Synchronous Serial Interface (SSI) is a four-wire bi-directional full and low-speed communications interface.

The LM3S101 controller includes one SSI module that provides the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI, MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

#### 1.4.5 System Peripherals

#### 1.4.5.1 Programmable GPIOs (see page 197)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris GPIO module is comprised of three physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 2-18 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 393 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines. Pins configured as digital inputs are Schmitt-triggered.

#### 1.4.5.2 Two Programmable Timers (see page 240)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris General-Purpose Timer Module (GPTM) contains two GPTM blocks. Each GPTM block provides two 16-bit timers/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

When configured in 32-bit mode, a timer can run as a Real-Time Clock (RTC), one-shot timer or periodic timer. When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

#### 1.4.5.3 Watchdog Timer (see page 276)

A watchdog timer can generate an interrupt or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

#### 1.4.6 Memory Peripherals

The LM3S101 controller offers both single-cycle SRAM and single-cycle Flash memory.

#### 1.4.6.1 SRAM (see page 180)

The LM3S101 static random access memory (SRAM) controller supports 2 KB SRAM. The internal SRAM of the Stellaris devices starts at base address 0x2000.0000 of the device memory map. To reduce the number of time-consuming read-modify-write (RMW) operations, ARM has introduced bit-banding technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

#### 1.4.6.2 Flash (see page 181)

The LM3S101 Flash controller supports 8 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

#### 1.4.7 Additional Features

#### 1.4.7.1 JTAG TAP Controller (see page 120)

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is composed of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture.

The Stellaris JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Stellaris JTAG instructions select the Stellaris TDO outputs. The multiplexer is controlled by the Stellaris JTAG controller, which has comprehensive programming for the ARM, Stellaris, and unimplemented JTAG instructions.

#### 1.4.7.2 System Control and Clocks (see page 131)

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.


#### 1.4.8 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 390
- "Signal Tables" on page 393
- "Operating Characteristics" on page 403
- "Electrical Characteristics" on page 404
- "Package Information" on page 435

### 1.4.9 System Block Diagram

Figure 1-2. LM3S101 Controller System-Level Block Diagram



36 November 17, 2011

# 2 The Cortex-M3 Processor

The ARM® Cortex<sup>™</sup>-M3 processor provides a high-performance, low-cost platform that meets the system requirements of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:

- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
- Migration from the ARM7<sup>™</sup> processor family for better performance and power efficiency.
- Full-featured debug solution
  - Serial Wire JTAG Debug Port (SWJ-DP)
  - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
  - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
  - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
  - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer
- Optimized for single-cycle flash usage
- Three sleep modes with clock gating for low power
- Single-cycle multiply instruction and hardware divide
- Atomic operations
- ARM Thumb2 mixed 16-/32-bit instruction set
- 1.25 DMIPS/MHz

The Stellaris<sup>®</sup> family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motor control.

This chapter provides information on the Stellaris implementation of the Cortex-M3 processor, including the programming model, the memory model, the exception model, fault handling, and power management.

For technical details on the instruction set, see the *Cortex*™-*M3/M4 Instruction Set Technical User's Manual*.

# 2.1 Block Diagram

The Cortex-M3 processor is built on a high-performance processor core, with a 3-stage pipeline Harvard architecture, making it ideal for demanding embedded applications. The processor delivers exceptional power efficiency through an efficient instruction set and extensively optimized design, providing high-end processing hardware including a range of single-cycle and SIMD multiplication and multiply-with-accumulate capabilities, saturating arithmetic and dedicated hardware division.

To facilitate the design of cost-sensitive devices, the Cortex-M3 processor implements tightly coupled system components that reduce processor area while significantly improving interrupt handling and system debug capabilities. The Cortex-M3 processor implements a version of the Thumb® instruction set based on Thumb-2 technology, ensuring high code density and reduced program memory requirements. The Cortex-M3 instruction set provides the exceptional performance expected of a modern 32-bit architecture, with the high code density of 8-bit and 16-bit microcontrollers.

The Cortex-M3 processor closely integrates a nested interrupt controller (NVIC), to deliver industry-leading interrupt performance. The Stellaris NVIC includes a non-maskable interrupt (NMI) and provides eight interrupt priority levels. The tight integration of the processor core and NVIC provides fast execution of interrupt service routines (ISRs), dramatically reducing interrupt latency. The hardware stacking of registers and the ability to suspend load-multiple and store-multiple operations further reduce interrupt latency. Interrupt handlers do not require any assembler stubs which removes code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another. To optimize low-power designs, the NVIC integrates with the sleep modes, including Deep-sleep mode, which enables the entire device to be rapidly powered down.




Figure 2-1. CPU Block Diagram

## 2.2 Overview

## 2.2.1 System-Level Interface

The Cortex-M3 processor provides multiple interfaces using AMBA® technology to provide high-speed, low-latency memory accesses. The core supports unaligned data accesses and implements atomic bit manipulation that enables faster peripheral controls, system spinlocks, and thread-safe Boolean data handling.

# 2.2.2 Integrated Configurable Debug

The Cortex-M3 processor implements a complete hardware debug solution, providing high system visibility of the processor and memory through either a traditional JTAG port or a 2-pin Serial Wire Debug (SWD) port that is ideal for microcontrollers and other small package devices. The Stellaris implementation replaces the ARM SW-DP and JTAG-DP with the ARM CoreSight™-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *ARM® Debug Interface V5 Architecture Specification* for details on SWJ-DP.

For system trace, the processor integrates an Instrumentation Trace Macrocell (ITM) alongside data watchpoints and a profiling unit. To enable simple and cost-effective profiling of the system trace events, a Serial Wire Viewer (SWV) can export a stream of software-generated messages, data trace, and profiling information through a single pin.

The Flash Patch and Breakpoint Unit (FPB) provides up to eight hardware breakpoint comparators that debuggers can use. The comparators in the FPB also provide remap functions of up to eight words in the program code in the CODE memory region. This enables applications stored in a read-only area of Flash memory to be patched in another area of on-chip SRAM or Flash memory.


If a patch is required, the application programs the FPB to remap a number of addresses. When those addresses are accessed, the accesses are redirected to a remap table specified in the FPB configuration.

For more information on the Cortex-M3 debug capabilities, see the ARM® Debug Interface V5 Architecture Specification.

## 2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer, as shown in Figure 2-2 on page 40.

Figure 2-2. TPIU Block Diagram



# 2.2.4 Cortex-M3 System Component Details

The Cortex-M3 includes the following system components:

■ SysTick

A 24-bit count-down timer that can be used as a Real-Time Operating System (RTOS) tick timer or as a simple counter (see "System Timer (SysTick)" on page 77).

Nested Vectored Interrupt Controller (NVIC)

An embedded interrupt controller that supports low latency interrupt processing (see "Nested Vectored Interrupt Controller (NVIC)" on page 78).

■ System Control Block (SCB)

The programming model interface to the processor. The SCB provides system implementation information and system control, including configuration, control, and reporting of system exceptions (see "System Control Block (SCB)" on page 80).

# 2.3 Programming Model

This section describes the Cortex-M3 programming model. In addition to the individual core register descriptions, information about the processor modes and privilege levels for software execution and stacks is included.

### 2.3.1 Processor Mode and Privilege Levels for Software Execution

The Cortex-M3 has two modes of operation:

#### ■ Thread mode

Used to execute application software. The processor enters Thread mode when it comes out of reset.

#### Handler mode

Used to handle exceptions. When the processor has finished exception processing, it returns to Thread mode.

In addition, the Cortex-M3 has two privilege levels:

#### Unprivileged

In this mode, software has the following restrictions:

- Limited access to the MSR and MRS instructions and no use of the CPS instruction.
- No access to the system timer, NVIC, or system control block
- Possibly restricted access to memory or peripherals

#### Privileged

In this mode, software can use all the instructions and has access to all resources.

In Thread mode, the **CONTROL** register (see page 55) controls whether software execution is privileged or unprivileged. In Handler mode, software execution is always privileged.

Only privileged software can write to the **CONTROL** register to change the privilege level for software execution in Thread mode. Unprivileged software can use the SVC instruction to make a supervisor call to transfer control to privileged software.

### 2.3.2 Stacks

The processor uses a full descending stack, meaning that the stack pointer indicates the last stacked item on the memory. When the processor pushes a new item onto the stack, it decrements the stack pointer and then writes the item to the new memory location. The processor implements two stacks: the main stack and the process stack, with a pointer for each held in independent registers (see the **SP** register on page 45).

In Thread mode, the **CONTROL** register (see page 55) controls whether the processor uses the main stack or the process stack. In Handler mode, the processor always uses the main stack. The options for processor operations are shown in Table 2-1 on page 42.

Table 2-1. Summary of Processor Mode, Privilege Level, and Stack Use

Processor Mode	Use	Privilege Level	Stack Used
Thread	Applications	Privileged or unprivileged <sup>a</sup>	Main stack or process stack <sup>a</sup>
Handler	Exception handlers	Always privileged	Main stack

a. See CONTROL (page 55).

# 2.3.3 Register Map

Figure 2-3 on page 42 shows the Cortex-M3 register set. Table 2-2 on page 42 lists the Core registers. The core registers are not memory mapped and are accessed by register name, so the base address is n/a (not applicable) and there is no offset.

Figure 2-3. Cortex-M3 Register Set




Table 2-2. Processor Register Map

Offset	Name	Туре	Reset	Description	See page
-	R0	R/W	-	Cortex General-Purpose Register 0	44
-	R1	R/W	-	Cortex General-Purpose Register 1	44
-	R2	R/W	-	Cortex General-Purpose Register 2	44
-	R3	R/W	-	Cortex General-Purpose Register 3	44

Table 2-2. Processor Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
-	R4	R/W	-	Cortex General-Purpose Register 4	44
-	R5	R/W	-	Cortex General-Purpose Register 5	44
-	R6	R/W	-	Cortex General-Purpose Register 6	44
-	R7	R/W	-	Cortex General-Purpose Register 7	44
-	R8	R/W	-	Cortex General-Purpose Register 8	44
-	R9	R/W	-	Cortex General-Purpose Register 9	44
-	R10	R/W	-	Cortex General-Purpose Register 10	44
-	R11	R/W	-	Cortex General-Purpose Register 11	44
-	R12	R/W	-	Cortex General-Purpose Register 12	44
-	SP	R/W	-	Stack Pointer	45
-	LR	R/W	0xFFFF.FFFF	Link Register	46
-	PC	R/W	-	Program Counter	47
-	PSR	R/W	0x0100.0000	Program Status Register	48
-	PRIMASK	R/W	0x0000.0000	Priority Mask Register	52
-	FAULTMASK	R/W	0x0000.0000	Fault Mask Register	53
-	BASEPRI	R/W	0x0000.0000	Base Priority Mask Register	54
-	CONTROL	R/W	0x0000.0000	Control Register	55

# 2.3.4 Register Descriptions

This section lists and describes the Cortex-M3 registers, in the order shown in Figure 2-3 on page 42. The core registers are not memory mapped and are accessed by register name rather than offset.

**Note:** The register type shown in the register descriptions refers to type during program execution in Thread mode and Handler mode. Debug access can differ.

Register 1: Cortex General-Purpose Register 0 (R0)

Register 2: Cortex General-Purpose Register 1 (R1)

Register 3: Cortex General-Purpose Register 2 (R2)

Register 4: Cortex General-Purpose Register 3 (R3)

Register 5: Cortex General-Purpose Register 4 (R4)

Register 6: Cortex General-Purpose Register 5 (R5)

Register 7: Cortex General-Purpose Register 6 (R6)

Register 8: Cortex General-Purpose Register 7 (R7)

Register 9: Cortex General-Purpose Register 8 (R8)

Register 10: Cortex General-Purpose Register 9 (R9)

Register 11: Cortex General-Purpose Register 10 (R10)


Register 12: Cortex General-Purpose Register 11 (R11)

Register 13: Cortex General-Purpose Register 12 (R12)

The **Rn** registers are 32-bit general-purpose registers for data operations and can be accessed from either privileged or unprivileged mode.


#### Cortex General-Purpose Register 0 (R0)





### Register 14: Stack Pointer (SP)

The **Stack Pointer (SP)** is register R13. In Thread mode, the function of this register changes depending on the ASP bit in the **Control Register (CONTROL)** register. When the ASP bit is clear, this register is the **Main Stack Pointer (MSP)**. When the ASP bit is set, this register is the **Process Stack Pointer (PSP)**. On reset, the ASP bit is clear, and the processor loads the **MSP** with the value from address 0x0000.0000. The **MSP** can only be accessed in privileged mode; the **PSP** can be accessed in either privileged or unprivileged mode.




### Register 15: Link Register (LR)

The **Link Register (LR)** is register R14, and it stores the return information for subroutines, function calls, and exceptions. **LR** can be accessed from either privileged or unprivileged mode.

 ${\tt EXC\_RETURN}$  is loaded into LR on exception entry. See Table 2-10 on page 70 for the values and description.

### Link Register (LR)

Type R/W, reset 0xFFFF.FFF



Bit/Field Name Type Reset Description


31:0 LINK R/W 0xFFF.FFF This field is the return address.

# **Register 16: Program Counter (PC)**

The **Program Counter (PC)** is register R15, and it contains the current program address. On reset, the processor loads the **PC** with the value of the reset vector, which is at address 0x0000.0004. Bit 0 of the reset vector is loaded into the THUMB bit of the **EPSR** at reset and must be 1. The **PC** register can be accessed in either privileged or unprivileged mode.

### Program Counter (PC)





Bit/Field	Name	Type	Reset	Description
31:0	PC	R/W	_	This field is the current program address

### Register 17: Program Status Register (PSR)

**Note:** This register is also referred to as **xPSR**.

The **Program Status Register (PSR)** has three functions, and the register bits are assigned to the different functions:

- Application Program Status Register (APSR), bits 31:27,
- Execution Program Status Register (EPSR), bits 26:24, 15:10
- Interrupt Program Status Register (IPSR), bits 5:0

The **PSR**, **IPSR**, and **EPSR** registers can only be accessed in privileged mode; the **APSR** register can be accessed in either privileged or unprivileged mode.

**APSR** contains the current state of the condition flags from previous instruction executions.

**EPSR** contains the Thumb state bit and the execution state bits for the If-Then (IT) instruction or the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction. Attempts to read the **EPSR** directly through application software using the MSR instruction always return zero. Attempts to write the **EPSR** using the MSR instruction in application software are always ignored. Fault handlers can examine the **EPSR** value in the stacked **PSR** to determine the operation that faulted (see "Exception Entry and Return" on page 68).

IPSR contains the exception type number of the current Interrupt Service Routine (ISR).

These registers can be accessed individually or as a combination of any two or all three registers, using the register name as an argument to the MSR or MRS instructions. For example, all of the registers can be read using **PSR** with the MRS instruction, or **APSR** only can be written to using **APSR** with the MSR instruction. page 48 shows the possible register combinations for the **PSR**. See the MRS and MSR instruction descriptions in the *Cortex™-M3/M4 Instruction Set Technical User's Manual* for more information about how to access the program status registers.


Table 2-3. PSR Register Combinations

Register	Туре	Combination
PSR	R/W <sup>a, b</sup>	APSR, EPSR, and IPSR
IEPSR	RO	EPSR and IPSR
IAPSR	R/W <sup>a</sup>	APSR and IPSR
EAPSR	R/W <sup>b</sup>	APSR and EPSR

a. The processor ignores writes to the IPSR bits.

#### Program Status Register (PSR)

Type R/W, reset 0x0100.0000



b. Reads of the EPSR bits return zero, and the processor ignores writes to these bits.

Bit/Field	Name	Туре	Reset	Description
31	N	R/W	0	APSR Negative or Less Flag
				Value Description
				1 The previous operation result was negative or less than.
				0 The previous operation result was positive, zero, greater than, or equal.
				The value of this bit is only meaningful when accessing <b>PSR</b> or <b>APSR</b> .
30	Z	R/W	0	APSR Zero Flag
				Value Description
				1 The previous operation result was zero.
				The previous operation result was non-zero.
				The value of this bit is only meaningful when accessing <b>PSR</b> or <b>APSR</b> .
29	С	R/W	0	APSR Carry or Borrow Flag
				Value Description
				The previous add operation resulted in a carry bit or the previous subtract operation did not result in a borrow bit.
				The previous add operation did not result in a carry bit or the previous subtract operation resulted in a borrow bit.
				The value of this bit is only meaningful when accessing <b>PSR</b> or <b>APSR</b> .
28	V	R/W	0	APSR Overflow Flag
				Value Description
				1 The previous operation resulted in an overflow.
				0 The previous operation did not result in an overflow.
				The value of this bit is only meaningful when accessing <b>PSR</b> or <b>APSR</b> .
27	Q	R/W	0	APSR DSP Overflow and Saturation Flag
				Value Description
				1 DSP Overflow or saturation has occurred.
				0 DSP overflow or saturation has not occurred since reset or since the bit was last cleared.
				The value of this bit is only meaningful when accessing <b>PSR</b> or <b>APSR</b> .
				This bit is cleared by software using an MRS instruction.

November 17, 2011 49

Bit/Field	Name	Туре	Reset	Description
26:25	ICI / IT	RO	0x0	EPSR ICI / IT status  These bits, along with bits 15:10, contain the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction or the execution state bits of the IT instruction.  When EPSR holds the ICI execution state, bits 26:25 are zero.  The If-Then block contains up to four instructions following an IT instruction. Each instruction in the block is conditional. The conditions for the instructions are either all the same, or some can be the inverse of others. See the Cortex™-M3/M4 Instruction Set Technical User's Manual for more information.  The value of this field is only meaningful when accessing PSR or EPSR.
24	THUMB	RO	1	EPSR Thumb State This bit indicates the Thumb state and should always be set. The following can clear the THUMB bit:  The BLX, BX and POP{PC} instructions  Restoration from the stacked xPSR value on an exception return  Bit 0 of the vector value on an exception entry or reset  Attempting to execute instructions when this bit is clear results in a fault or lockup. See "Lockup" on page 72 for more information.  The value of this bit is only meaningful when accessing PSR or EPSR.
23:16	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:10	ICI / IT	RO	0x0	These bits, along with bits 26:25, contain the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction or the execution state bits of the IT instruction.  When an interrupt occurs during the execution of an LDM, STM, PUSH or POP instruction, the processor stops the load multiple or store multiple instruction operation temporarily and stores the next register operand in the multiple operation to bits 15:12. After servicing the interrupt, the processor returns to the register pointed to by bits 15:12 and resumes execution of the multiple load or store instruction. When EPSR holds the ICI execution state, bits 11:10 are zero.  The If-Then block contains up to four instructions following a 16-bit IT instruction. Each instruction in the block is conditional. The conditions for the instructions are either all the same, or some can be the inverse of others. See the Cortex™-M3/M4 Instruction Set Technical User's Manual for more information.  The value of this field is only meaningful when accessing PSR or EPSR.
9:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description	
Bit/Field 5:0	Name ISRNUM	Type RO	Reset 0x00	IPSR ISR Nu This field cor Service Rout  Value 0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07-0x0A 0x0B 0x0C 0x0D 0x0E 0x0F	ntains the exception type number of the current Interrupt tine (ISR).  Description Thread mode Reserved NMI Hard fault Memory management fault Bus fault Usage fault Reserved SVCall Reserved for Debug Reserved PendSV SysTick
					Interrupt Vector 0
					Interrupt Vector 1
					Interrupt Vector 29 Reserved
				<b>-</b>	

See "Exception Types" on page 64 for more information.


The value of this field is only meaningful when accessing **PSR** or **IPSR**.

### Register 18: Priority Mask Register (PRIMASK)

The **PRIMASK** register prevents activation of all exceptions with programmable priority. Reset, non-maskable interrupt (NMI), and hard fault are the only exceptions with fixed priority. Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. The MSR and MRS instructions are used to access the **PRIMASK** register, and the CPS instruction may be used to change the value of the **PRIMASK** register. See the Cortex™-M3/M4 Instruction Set Technical User's Manual for more information on these instructions. For more information on exception priority levels, see "Exception Types" on page 64.

#### Priority Mask Register (PRIMASK)

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	PRIMASK	R/W	0	Priority Mask

Value Description


- Prevents the activation of all exceptions with configurable priority.
- 0 No effect.

### Register 19: Fault Mask Register (FAULTMASK)

The **FAULTMASK** register prevents activation of all exceptions except for the Non-Maskable Interrupt (NMI). Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. The MSR and MRS instructions are used to access the **FAULTMASK** register, and the CPS instruction may be used to change the value of the **FAULTMASK** register. See the *Cortex™-M3/M4 Instruction Set Technical User's Manual* for more information on these instructions. For more information on exception priority levels, see "Exception Types" on page 64.

#### Fault Mask Register (FAULTMASK)

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	FAULTMASK	R/W	0	Fault Mask

Value Description

- 1 Prevents the activation of all exceptions except for NMI.
- 0 No effect.

The processor clears the  ${\tt FAULTMASK}$  bit on exit from any exception handler except the NMI handler.

### Register 20: Base Priority Mask Register (BASEPRI)

The **BASEPRI** register defines the minimum priority for exception processing. When **BASEPRI** is set to a nonzero value, it prevents the activation of all exceptions with the same or lower priority level as the **BASEPRI** value. Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. For more information on exception priority levels, see "Exception Types" on page 64.

### Base Priority Mask Register (BASEPRI)


Type R/W, reset 0x0000.0000

4:0

reserved

RO

0x0



bit/riei	u Name	туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:5	BASEPRI	R/W	0x0	Base Priority

Any exception that has a programmable priority level with the same or lower priority as the value of this field is masked. The **PRIMASK** register can be used to mask all exceptions with programmable priority levels. Higher priority exceptions have lower priority levels.

Value Description 0x0 All exceptions are unmasked. 0x1 All exceptions with priority level 1-7 are masked. 0x2 All exceptions with priority level 2-7 are masked. 0x3 All exceptions with priority level 3-7 are masked. All exceptions with priority level 4-7 are masked. 0x4 All exceptions with priority level 5-7 are masked. 0x5 All exceptions with priority level 6-7 are masked. 0x60x7 All exceptions with priority level 7 are masked.

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 21: Control Register (CONTROL)

The **CONTROL** register controls the stack used and the privilege level for software execution when the processor is in Thread mode. This register is only accessible in privileged mode.

Handler mode always uses **MSP**, so the processor ignores explicit writes to the ASP bit of the **CONTROL** register when in Handler mode. The exception entry and return mechanisms automatically update the **CONTROL** register based on the EXC\_RETURN value (see Table 2-10 on page 70). In an OS environment, threads running in Thread mode should use the process stack and the kernel and exception handlers should use the main stack. By default, Thread mode uses **MSP**. To switch the stack pointer used in Thread mode to **PSP**, either use the MSR instruction to set the ASP bit, as detailed in the *Cortex*<sup>TM</sup>-*M3/M4 Instruction Set Technical User's Manual*, or perform an exception return to Thread mode with the appropriate EXC\_RETURN value, as shown in Table 2-10 on page 70.

**Note:** When changing the stack pointer, software must use an ISB instruction immediately after the MSR instruction, ensuring that instructions after the ISB execute use the new stack pointer. See the *Cortex*<sup>TM</sup>-*M3/M4 Instruction Set Technical User's Manual*.

## Control Register (CONTROL)

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	ASP	R/W	0	Active Stack Pointer
				Value Description
				1 <b>PSP</b> is the current stack pointer.
				0 MSP is the current stack pointer
				In Handler mode, this bit reads as zero and ignores writes. The Cortex-M3 updates this bit automatically on exception return.
0	TMPL	R/W	0	Thread Mode Privilege Level
				WI 5 ' "

Value Description

- 1 Unprivileged software can be executed in Thread mode.
- Only privileged software can be executed in Thread mode.

# 2.3.5 Exceptions and Interrupts

The Cortex-M3 processor supports interrupts and system exceptions. The processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. An exception changes the normal flow of software control. The processor uses Handler mode to handle all exceptions except for reset. See "Exception Entry and Return" on page 68 for more information.

The NVIC registers control interrupt handling. See "Nested Vectored Interrupt Controller (NVIC)" on page 78 for more information.

# 2.3.6 Data Types

The Cortex-M3 supports 32-bit words, 16-bit halfwords, and 8-bit bytes. The processor also supports 64-bit data transfer instructions. All instruction and data memory accesses are little endian. See "Memory Regions, Types and Attributes" on page 57 for more information.

# 2.4 Memory Model

This section describes the processor memory map, the behavior of memory accesses, and the bit-banding features. The processor has a fixed memory map that provides up to 4 GB of addressable memory.

The memory map for the LM3S101 controller is provided in Table 2-4 on page 56. In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The regions for SRAM and peripherals include bit-band regions. Bit-banding provides atomic operations to bit data (see "Bit-Banding" on page 59).

The processor reserves regions of the Private peripheral bus (PPB) address range for core peripheral registers (see "Cortex-M3 Peripherals" on page 77).

Note: Within the memory map, all reserved space returns a bus fault when read or written.

Table 2-4. Memory Map

Start	End	Description	For details, see page				
Memory	Memory						
0x0000.0000	0x0000.1FFF	On-chip Flash	181				
0x0000.2000	0x1FFF.FFFF	Reserved	-				
0x2000.0000	0x2000.07FF	Bit-banded on-chip SRAM	180				
0x2000.0800	0x21FF.FFFF	Reserved	-				
0x2200.0000	0x2200.FFFF	Bit-band alias of bit-banded on-chip SRAM starting at 0x2000.0000	180				
0x2201.0000	0x3FFF.FFFF	Reserved	-				
FiRM Peripherals			•				
0x4000.0000	0x4000.0FFF	Watchdog timer 0	279				
0x4000.1000	0x4000.3FFF	Reserved	-				
0x4000.4000	0x4000.4FFF	GPIO Port A	208				
0x4000.5000	0x4000.5FFF	GPIO Port B	208				
0x4000.6000	0x4000.6FFF	GPIO Port C	208				
0x4000.7000	0x4000.7FFF	Reserved	-				
0x4000.8000	0x4000.8FFF	SSI0	352				

Table 2-4. Memory Map (continued)

Start	End	Description	For details, see page
0x4000.9000	0x4000.BFFF	Reserved	-
0x4000.C000	0x4000.CFFF	UART0	307
0x4000.D000	0x4001.FFFF	Reserved	-
Peripherals			
0x4002.0000	0x4002.FFFF	Reserved	-
0x4003.0000	0x4003.0FFF	Timer 0	251
0x4003.1000	0x4003.1FFF	Timer 1	251
0x4003.2000	0x4003.BFFF	Reserved	-
0x4003.C000	0x4003.CFFF	Analog Comparators	378
0x4003.D000	0x400F.CFFF	Reserved	-
0x400F.D000	0x400F.DFFF	Flash memory control	185
0x400F.E000	0x400F.EFFF	System control	142
0x400F.F000	0x41FF.FFFF	Reserved	-
0x4200.0000	0x43FF.FFFF	Bit-banded alias of 0x4000.0000 through 0x400F.FFFF	-
0x4400.0000	0xDFFF.FFFF	Reserved	-
Private Peripheral Bus			
0xE000.0000	0xE000.0FFF	Instrumentation Trace Macrocell (ITM)	39
0xE000.1000	0xE000.1FFF	Data Watchpoint and Trace (DWT)	39
0xE000.2000	0xE000.2FFF	Flash Patch and Breakpoint (FPB)	39
0xE000.3000	0xE000.DFFF	Reserved	-
0xE000.E000	0xE000.EFFF	Cortex-M3 Peripherals (SysTick, NVIC and SCB)	80
0xE000.F000	0xE003.FFFF	Reserved	-
0xE004.0000	0xE004.0FFF	Trace Port Interface Unit (TPIU)	40
0xE004.1000	0xFFFF.FFFF	Reserved	-

## 2.4.1 Memory Regions, Types and Attributes

The memory map splits the memory map into regions. Each region has a defined memory type, and some regions have additional memory attributes. The memory type and attributes determine the behavior of accesses to the region.

The memory types are:

- Normal: The processor can re-order transactions for efficiency and perform speculative reads.
- Device: The processor preserves transaction order relative to other transactions to Device or Strongly Ordered memory.
- Strongly Ordered: The processor preserves transaction order relative to all other transactions.

The different ordering requirements for Device and Strongly Ordered memory mean that the memory system can buffer a write to Device memory but must not buffer a write to Strongly Ordered memory.

An additional memory attribute is Execute Never (XN), which means the processor prevents instruction accesses. A fault exception is generated only on execution of an instruction executed from an XN region.

# 2.4.2 Memory System Ordering of Memory Accesses

For most memory accesses caused by explicit memory access instructions, the memory system does not guarantee that the order in which the accesses complete matches the program order of the instructions, providing the order does not affect the behavior of the instruction sequence. Normally, if correct program execution depends on two memory accesses completing in program order, software must insert a memory barrier instruction between the memory access instructions (see "Software Ordering of Memory Accesses" on page 58).

However, the memory system does guarantee ordering of accesses to Device and Strongly Ordered memory. For two memory access instructions A1 and A2, if both A1 and A2 are accesses to either Device or Strongly Ordered memory, and if A1 occurs before A2 in program order, A1 is always observed before A2.

### 2.4.3 Behavior of Memory Accesses

Table 2-5 on page 58 shows the behavior of accesses to each region in the memory map. See "Memory Regions, Types and Attributes" on page 57 for more information on memory types and the XN attribute. Stellaris devices may have reserved memory areas within the address ranges shown below (refer to Table 2-4 on page 56 for more information).

Table 2-5. Memory Access Behavior

Address Range	Memory Region	Memory Type	Execute Never (XN)	Description
0x0000.0000 - 0x1FFF.FFF	Code	Normal	-	This executable region is for program code. Data can also be stored here.
0x2000.0000 - 0x3FFF.FFFF	SRAM	Normal	-	This executable region is for data. Code can also be stored here. This region includes bit band and bit band alias areas (see Table 2-6 on page 60).
0x4000.0000 - 0x5FFF.FFF	Peripheral	Device	XN	This region includes bit band and bit band alias areas (see Table 2-7 on page 60).
0x6000.0000 - 0x9FFF.FFFF	External RAM	Normal	-	This executable region is for data.
0xA000.0000 - 0xDFFF.FFFF	External device	Device	XN	This region is for external device memory.
0xE000.0000- 0xE00F.FFFF	Private peripheral bus	Strongly Ordered	XN	This region includes the NVIC, system timer, and system control block.
0xE010.0000- 0xFFFF.FFFF	Reserved	-	-	-

The Code, SRAM, and external RAM regions can hold programs. However, it is recommended that programs always use the Code region because the Cortex-M3 has separate buses that can perform instruction fetches and data accesses simultaneously.

The Cortex-M3 prefetches instructions ahead of execution and speculatively prefetches from branch target addresses.

# 2.4.4 Software Ordering of Memory Accesses

The order of instructions in the program flow does not always guarantee the order of the corresponding memory transactions for the following reasons:

- The processor can reorder some memory accesses to improve efficiency, providing this does not affect the behavior of the instruction sequence.
- The processor has multiple bus interfaces.

- Memory or devices in the memory map have different wait states.
- Some memory accesses are buffered or speculative.

"Memory System Ordering of Memory Accesses" on page 58 describes the cases where the memory system guarantees the order of memory accesses. Otherwise, if the order of memory accesses is critical, software must include memory barrier instructions to force that ordering. The Cortex-M3 has the following memory barrier instructions:

- The Data Memory Barrier (DMB) instruction ensures that outstanding memory transactions complete before subsequent memory transactions.
- The Data Synchronization Barrier (DSB) instruction ensures that outstanding memory transactions complete before subsequent instructions execute.
- The Instruction Synchronization Barrier (ISB) instruction ensures that the effect of all completed memory transactions is recognizable by subsequent instructions.

Memory barrier instructions can be used in the following situations:

Vector table

If the program changes an entry in the vector table and then enables the corresponding exception, use a DMB instruction between the operations. The DMB instruction ensures that if the exception is taken immediately after being enabled, the processor uses the new exception vector.

Self-modifying code

If a program contains self-modifying code, use an ISB instruction immediately after the code modification in the program. The ISB instruction ensures subsequent instruction execution uses the updated program.

Memory map switching

If the system contains a memory map switching mechanism, use a  $\mbox{DSB}$  instruction after switching the memory map in the program. The  $\mbox{DSB}$  instruction ensures subsequent instruction execution uses the updated memory map.

Dynamic exception priority change

When an exception priority has to change when the exception is pending or active, use DSB instructions after the change. The change then takes effect on completion of the DSB instruction.

Memory accesses to Strongly Ordered memory, such as the System Control Block, do not require the use of  $\mbox{DMB}$  instructions.

For more information on the memory barrier instructions, see the *Cortex™-M3/M4 Instruction Set Technical User's Manual.* 

### 2.4.5 Bit-Banding

A bit-band region maps each word in a bit-band alias region to a single bit in the bit-band region. The bit-band regions occupy the lowest 1 MB of the SRAM and peripheral memory regions. Accesses to the 32-MB SRAM alias region map to the 1-MB SRAM bit-band region, as shown in Table 2-6 on page 60. Accesses to the 32-MB peripheral alias region map to the 1-MB peripheral bit-band region, as shown in Table 2-7 on page 60. For the specific address range of the bit-band regions, see Table 2-4 on page 56.

**Note:** A word access to the SRAM or the peripheral bit-band alias region maps to a single bit in the SRAM or peripheral bit-band region.

A word access to a bit band address results in a word access to the underlying memory, and similarly for halfword and byte accesses. This allows bit band accesses to match the access requirements of the underlying peripheral.

Table 2-6. SRAM Memory Bit-Banding Regions

Address Range	Memory Region	Instruction and Data Accesses
0x2000.0000 - 0x200F.FFFF	SRAM bit-band region	Direct accesses to this memory range behave as SRAM memory accesses, but this region is also bit addressable through bit-band alias.
0x2200.0000 - 0x23FF.FFFF	SRAM bit-band alias	Data accesses to this region are remapped to bit band region. A write operation is performed as read-modify-write. Instruction accesses are not remapped.

#### Table 2-7. Peripheral Memory Bit-Banding Regions

Address Range	Memory Region	Instruction and Data Accesses
0x4000.0000 - 0x400F.FFFF	Peripheral bit-band region	Direct accesses to this memory range behave as peripheral memory accesses, but this region is also bit addressable through bit-band alias.
0x4200.0000 - 0x43FF.FFFF	Peripheral bit-band alias	Data accesses to this region are remapped to bit band region. A write operation is performed as read-modify-write. Instruction accesses are not permitted.

The following formula shows how the alias region maps onto the bit-band region:

```
bit_word_offset = (byte_offset x 32) + (bit_number x 4)
bit_word_addr = bit_band_base + bit_word_offset
```

#### where:

#### bit word offset

The position of the target bit in the bit-band memory region.

#### bit word addr

The address of the word in the alias memory region that maps to the targeted bit.

#### bit band base

The starting address of the alias region.

#### byte offset

The number of the byte in the bit-band region that contains the targeted bit.

#### bit number

The bit position, 0-7, of the targeted bit.

Figure 2-4 on page 61 shows examples of bit-band mapping between the SRAM bit-band alias region and the SRAM bit-band region:

■ The alias word at 0x23FF.FFE0 maps to bit 0 of the bit-band byte at 0x200F.FFFF:

```
0x23FF.FFE0 = 0x2200.0000 + (0x000F.FFFF*32) + (0*4)
```

■ The alias word at 0x23FF.FFFC maps to bit 7 of the bit-band byte at 0x200F.FFFF:

```
0x23FF.FFFC = 0x2200.0000 + (0x000F.FFFF*32) + (7*4)
```


■ The alias word at 0x2200.0000 maps to bit 0 of the bit-band byte at 0x2000.0000:

```
0x2200.0000 = 0x2200.0000 + (0*32) + (0*4)
```

■ The alias word at 0x2200.001C maps to bit 7 of the bit-band byte at 0x2000.0000:

```
0x2200.001C = 0x2200.0000 + (0*32) + (7*4)
```

Figure 2-4. Bit-Band Mapping



#### 2.4.5.1 Directly Accessing an Alias Region

Writing to a word in the alias region updates a single bit in the bit-band region.

Bit 0 of the value written to a word in the alias region determines the value written to the targeted bit in the bit-band region. Writing a value with bit 0 set writes a 1 to the bit-band bit, and writing a value with bit 0 clear writes a 0 to the bit-band bit.

Bits 31:1 of the alias word have no effect on the bit-band bit. Writing 0x01 has the same effect as writing 0xFF. Writing 0x00 has the same effect as writing 0x0E.

When reading a word in the alias region, 0x0000.0000 indicates that the targeted bit in the bit-band region is clear and 0x0000.0001 indicates that the targeted bit in the bit-band region is set.


### 2.4.5.2 Directly Accessing a Bit-Band Region

"Behavior of Memory Accesses" on page 58 describes the behavior of direct byte, halfword, or word accesses to the bit-band regions.

# 2.4.6 Data Storage

The processor views memory as a linear collection of bytes numbered in ascending order from zero. For example, bytes 0-3 hold the first stored word, and bytes 4-7 hold the second stored word. Data is stored in little-endian format, with the least-significant byte (Isbyte) of a word stored at the lowest-numbered byte, and the most-significant byte (msbyte) stored at the highest-numbered byte. Figure 2-5 on page 62 illustrates how data is stored.

Figure 2-5. Data Storage



# 2.4.7 Synchronization Primitives

The Cortex-M3 instruction set includes pairs of synchronization primitives which provide a non-blocking mechanism that a thread or process can use to obtain exclusive access to a memory location. Software can use these primitives to perform a guaranteed read-modify-write memory update sequence or for a semaphore mechanism.

A pair of synchronization primitives consists of:

- A Load-Exclusive instruction, which is used to read the value of a memory location and requests exclusive access to that location.
- A Store-Exclusive instruction, which is used to attempt to write to the same memory location and returns a status bit to a register. If this status bit is clear, it indicates that the thread or process gained exclusive access to the memory and the write succeeds; if this status bit is set, it indicates that the thread or process did not gain exclusive access to the memory and no write was performed.

The pairs of Load-Exclusive and Store-Exclusive instructions are:

- The word instructions LDREX and STREX
- The halfword instructions LDREXH and STREXH
- The byte instructions LDREXB and STREXB

Software must use a Load-Exclusive instruction with the corresponding Store-Exclusive instruction.

To perform an exclusive read-modify-write of a memory location, software must:

- 1. Use a Load-Exclusive instruction to read the value of the location.
- **2.** Modify the value, as required.

- **3.** Use a Store-Exclusive instruction to attempt to write the new value back to the memory location.
- 4. Test the returned status bit.

If the status bit is clear, the read-modify-write completed successfully. If the status bit is set, no write was performed, which indicates that the value returned at step 1 might be out of date. The software must retry the entire read-modify-write sequence.

Software can use the synchronization primitives to implement a semaphore as follows:

- 1. Use a Load-Exclusive instruction to read from the semaphore address to check whether the semaphore is free.
- 2. If the semaphore is free, use a Store-Exclusive to write the claim value to the semaphore address.
- **3.** If the returned status bit from step 2 indicates that the Store-Exclusive succeeded, then the software has claimed the semaphore. However, if the Store-Exclusive failed, another process might have claimed the semaphore after the software performed step 1.

The Cortex-M3 includes an exclusive access monitor that tags the fact that the processor has executed a Load-Exclusive instruction. The processor removes its exclusive access tag if:

- It executes a CLREX instruction.
- It executes a Store-Exclusive instruction, regardless of whether the write succeeds.
- An exception occurs, which means the processor can resolve semaphore conflicts between different threads.

For more information about the synchronization primitive instructions, see the *Cortex*™-*M3/M4 Instruction Set Technical User's Manual*.

# 2.5 Exception Model

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions in Handler Mode. The processor state is automatically stored to the stack on an exception and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, enabling efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 2-8 on page 65 lists all exception types. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 14 interrupts (listed in Table 2-9 on page 66).

Priorities on the system handlers are set with the NVIC **System Handler Priority n (SYSPRIn)** registers. Interrupts are enabled through the NVIC **Interrupt Set Enable n (ENn)** register and prioritized with the NVIC **Interrupt Priority n (PRIn)** registers. Priorities can be grouped by splitting priority levels into preemption priorities and subpriorities. All the interrupt registers are described in "Nested Vectored Interrupt Controller (NVIC)" on page 78.

Internally, the highest user-programmable priority (0) is treated as fourth priority, after a Reset, Non-Maskable Interrupt (NMI), and a Hard Fault, in that order. Note that 0 is the default priority for all the programmable priorities.

Important: After a write to clear an interrupt source, it may take several processor cycles for the NVIC to see the interrupt source de-assert. Thus if the interrupt clear is done as the last action in an interrupt handler, it is possible for the interrupt handler to complete while the NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This situation can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer).

See "Nested Vectored Interrupt Controller (NVIC)" on page 78 for more information on exceptions and interrupts.

### 2.5.1 Exception States

Each exception is in one of the following states:

- Inactive. The exception is not active and not pending.
- **Pending.** The exception is waiting to be serviced by the processor. An interrupt request from a peripheral or from software can change the state of the corresponding interrupt to pending.
- Active. An exception that is being serviced by the processor but has not completed.

**Note:** An exception handler can interrupt the execution of another exception handler. In this case, both exceptions are in the active state.

■ **Active and Pending.** The exception is being serviced by the processor, and there is a pending exception from the same source.

# 2.5.2 Exception Types

The exception types are:

- Reset. Reset is invoked on power up or a warm reset. The exception model treats reset as a special form of exception. When reset is asserted, the operation of the processor stops, potentially at any point in an instruction. When reset is deasserted, execution restarts from the address provided by the reset entry in the vector table. Execution restarts as privileged execution in Thread mode.
- NMI. A non-maskable Interrupt (NMI) can be signaled using the NMI signal or triggered by software using the Interrupt Control and State (INTCTRL) register. This exception has the highest priority other than reset. NMI is permanently enabled and has a fixed priority of -2. NMIs cannot be masked or prevented from activation by any other exception or preempted by any exception other than reset.
- Hard Fault. A hard fault is an exception that occurs because of an error during exception processing, or because an exception cannot be managed by any other exception mechanism. Hard faults have a fixed priority of -1, meaning they have higher priority than any exception with configurable priority.
- Memory Management Fault. A memory management fault is an exception that occurs because of a memory protection related fault, including access violation and no match. The fixed memory protection constraints determine this fault, for both instruction and data memory transactions. This fault is used to abort instruction accesses to Execute Never (XN) memory regions.

- Bus Fault. A bus fault is an exception that occurs because of a memory-related fault for an instruction or data memory transaction such as a prefetch fault or a memory access fault. This fault can be enabled or disabled.
- **Usage Fault.** A usage fault is an exception that occurs because of a fault related to instruction execution, such as:
  - An undefined instruction
  - An illegal unaligned access
  - Invalid state on instruction execution
  - An error on exception return

An unaligned address on a word or halfword memory access or division by zero can cause a usage fault when the core is properly configured.

- **SVCall.** A supervisor call (SVC) is an exception that is triggered by the SVC instruction. In an OS environment, applications can use SVC instructions to access OS kernel functions and device drivers.
- **Debug Monitor.** This exception is caused by the debug monitor (when not halting). This exception is only active when enabled. This exception does not activate if it is a lower priority than the current activation.
- **PendSV.** PendSV is a pendable, interrupt-driven request for system-level service. In an OS environment, use PendSV for context switching when no other exception is active. PendSV is triggered using the **Interrupt Control and State (INTCTRL)** register.
- SysTick. A SysTick exception is an exception that the system timer generates when it reaches zero when it is enabled to generate an interrupt. Software can also generate a SysTick exception using the Interrupt Control and State (INTCTRL) register. In an OS environment, the processor can use this exception as system tick.
- Interrupt (IRQ). An interrupt, or IRQ, is an exception signaled by a peripheral or generated by a software request and fed through the NVIC (prioritized). All interrupts are asynchronous to instruction execution. In the system, peripherals use interrupts to communicate with the processor. Table 2-9 on page 66 lists the interrupts on the LM3S101 controller.

For an asynchronous exception, other than reset, the processor can execute another instruction between when the exception is triggered and when the processor enters the exception handler.

Privileged software can disable the exceptions that Table 2-8 on page 65 shows as having configurable priority (see the **SYSHNDCTRL** register on page 108 and the **DIS0** register on page 87).

For more information about hard faults, memory management faults, bus faults, and usage faults, see "Fault Handling" on page 70.

Table 2-8. Exception Types

Exception Type	Vector Number	Priority <sup>a</sup>	Vector Address or Offset <sup>b</sup>	Activation
-	0	-	0x0000.0000	Stack top is loaded from the first entry of the vector table on reset.
Reset	1	-3 (highest)	0x0000.0004	Asynchronous

Table 2-8. Exception Types (continued)

Exception Type	Vector Number	Priority <sup>a</sup>	Vector Address or Offset <sup>b</sup>	Activation
Non-Maskable Interrupt (NMI)	2	-2	0x0000.0008	Asynchronous
Hard Fault	3	-1	0x0000.000C	-
Memory Management	4	programmable <sup>c</sup>	0x0000.0010	Synchronous
Bus Fault	5	programmable <sup>c</sup>	0x0000.0014	Synchronous when precise and asynchronous when imprecise
Usage Fault	6	programmable <sup>c</sup>	0x0000.0018	Synchronous
-	7-10	-	-	Reserved
SVCall	11	programmable <sup>c</sup>	0x0000.002C	Synchronous
Debug Monitor	12	programmable <sup>c</sup>	0x0000.0030	Synchronous
-	13	-	-	Reserved
PendSV	14	programmable <sup>c</sup>	0x0000.0038	Asynchronous
SysTick	15	programmable <sup>c</sup>	0x0000.003C	Asynchronous
Interrupts	16 and above	programmable <sup>d</sup>	0x0000.0040 and above	Asynchronous

a. 0 is the default priority for all the programmable priorities.

Table 2-9. Interrupts

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Vector Address or Offset	Description
0-15	-	0x0000.0000 - 0x0000.003C	Processor exceptions
16	0	0x0000.0040	GPIO Port A
17	1	0x0000.0044	GPIO Port B
18	2	0x0000.0048	GPIO Port C
19-20	3-4	-	Reserved
21	5	0x0000.0054	UART0
22	6	-	Reserved
23	7	0x0000.005C	SSI0
24-33	8-17	-	Reserved
34	18	0x0000.0088	Watchdog Timer 0
35	19	0x0000.008C	Timer 0A
36	20	0x0000.0090	Timer 0B
37	21	0x0000.0094	Timer 1A
38	22	0x0000.0098	Timer 1B
39-40	23-24	-	Reserved
41	25	0x0000.00A4	Analog Comparator 0
42	26	0x0000.00A8	Analog Comparator 1
43	27	-	Reserved
44	28	0x0000.00B0	System Control
45	29	0x0000.00B4	Flash Memory Control

b. See "Vector Table" on page 67.

c. See SYSPRI1 on page 105.

d. See **PRIn** registers on page 91.

## 2.5.3 Exception Handlers

The processor handles exceptions using:

- Interrupt Service Routines (ISRs). Interrupts (IRQx) are the exceptions handled by ISRs.
- Fault Handlers. Hard fault, memory management fault, usage fault, and bus fault are fault exceptions handled by the fault handlers.
- **System Handlers.** NMI, PendSV, SVCall, SysTick, and the fault exceptions are all system exceptions that are handled by system handlers.

### 2.5.4 Vector Table

The vector table contains the reset value of the stack pointer and the start addresses, also called exception vectors, for all exception handlers. The vector table is constructed using the vector address or offset shown in Table 2-8 on page 65. Figure 2-6 on page 67 shows the order of the exception vectors in the vector table. The least-significant bit of each vector must be 1, indicating that the exception handler is Thumb code

Figure 2-6. Vector Table

Exception number	IRQ number	Offset	Vector
45	29	0x00B4	IRQ29
18 17 16 15 14 13	2 1 0 -1 -2	0x0084 0x004C 0x0048 0x0044 0x0040 0x003C 0x0038	IRQ2 IRQ1 IRQ0 Systick PendSV Reserved Reserved for Debug
11 10 9 8 7	-5	0x002C	SVCall Reserved
6	-10	0,,0040	Usage fault
5	-11	0x0018 0x0014	Bus fault
4	-12	0x0014	Memory management fault
3	-13	0x000C	Hard fault
2 1	-14	0x0008 0x0004 0x0000	NMI Reset Initial SP value

On system reset, the vector table is fixed at address 0x0000.0000. Privileged software can write to the **Vector Table Offset (VTABLE)** register to relocate the vector table start address to a different

memory location, in the range 0x0000.0100 to 0x3FFF.FF00 (see "Vector Table" on page 67). Note that when configuring the **VTABLE** register, the offset must be aligned on a 256-byte boundary.

# 2.5.5 Exception Priorities

As Table 2-8 on page 65 shows, all exceptions have an associated priority, with a lower priority value indicating a higher priority and configurable priorities for all exceptions except Reset, Hard fault, and NMI. If software does not configure any priorities, then all exceptions with a configurable priority have a priority of 0. For information about configuring exception priorities, see page 105 and page 91.

**Note:** Configurable priority values for the Stellaris implementation are in the range 0-7. This means that the Reset, Hard fault, and NMI exceptions, with fixed negative priority values, always have higher priority than any other exception.

For example, assigning a higher priority value to IRQ[0] and a lower priority value to IRQ[1] means that IRQ[1] has higher priority than IRQ[0]. If both IRQ[1] and IRQ[0] are asserted, IRQ[1] is processed before IRQ[0].

If multiple pending exceptions have the same priority, the pending exception with the lowest exception number takes precedence. For example, if both IRQ[0] and IRQ[1] are pending and have the same priority, then IRQ[0] is processed before IRQ[1].

When the processor is executing an exception handler, the exception handler is preempted if a higher priority exception occurs. If an exception occurs with the same priority as the exception being handled, the handler is not preempted, irrespective of the exception number. However, the status of the new interrupt changes to pending.

# 2.5.6 Interrupt Priority Grouping

To increase priority control in systems with interrupts, the NVIC supports priority grouping. This grouping divides each interrupt priority register entry into two fields:

- An upper field that defines the group priority
- A lower field that defines a subpriority within the group

Only the group priority determines preemption of interrupt exceptions. When the processor is executing an interrupt exception handler, another interrupt with the same group priority as the interrupt being handled does not preempt the handler.

If multiple pending interrupts have the same group priority, the subpriority field determines the order in which they are processed. If multiple pending interrupts have the same group priority and subpriority, the interrupt with the lowest IRQ number is processed first.

For information about splitting the interrupt priority fields into group priority and subpriority, see page 99.

## 2.5.7 Exception Entry and Return

Descriptions of exception handling use the following terms:

■ **Preemption.** When the processor is executing an exception handler, an exception can preempt the exception handler if its priority is higher than the priority of the exception being handled. See "Interrupt Priority Grouping" on page 68 for more information about preemption by an interrupt. When one exception preempts another, the exceptions are called nested exceptions. See "Exception Entry" on page 69 more information.

- **Return.** Return occurs when the exception handler is completed, and there is no pending exception with sufficient priority to be serviced and the completed exception handler was not handling a late-arriving exception. The processor pops the stack and restores the processor state to the state it had before the interrupt occurred. See "Exception Return" on page 70 for more information.
- **Tail-Chaining.** This mechanism speeds up exception servicing. On completion of an exception handler, if there is a pending exception that meets the requirements for exception entry, the stack pop is skipped and control transfers to the new exception handler.
- Late-Arriving. This mechanism speeds up preemption. If a higher priority exception occurs during state saving for a previous exception, the processor switches to handle the higher priority exception and initiates the vector fetch for that exception. State saving is not affected by late arrival because the state saved is the same for both exceptions. Therefore, the state saving continues uninterrupted. The processor can accept a late arriving exception until the first instruction of the exception handler of the original exception enters the execute stage of the processor. On return from the exception handler of the late-arriving exception, the normal tail-chaining rules apply.

### 2.5.7.1 Exception Entry

Exception entry occurs when there is a pending exception with sufficient priority and either the processor is in Thread mode or the new exception is of higher priority than the exception being handled, in which case the new exception preempts the original exception.

When one exception preempts another, the exceptions are nested.

Sufficient priority means the exception has more priority than any limits set by the mask registers (see **PRIMASK** on page 52, **FAULTMASK** on page 53, and **BASEPRI** on page 54). An exception with less priority than this is pending but is not handled by the processor.

When the processor takes an exception, unless the exception is a tail-chained or a late-arriving exception, the processor pushes information onto the current stack. This operation is referred to as *stacking* and the structure of eight data words is referred to as *stack frame*.




Figure 2-7. Exception Stack Frame

Immediately after stacking, the stack pointer indicates the lowest address in the stack frame. Unless stack alignment is disabled, the stack frame is aligned to a double-word address. If the STKALIGN bit of the **Configuration Control (CCR)** register is set, stack align adjustment is performed during stacking.

The stack frame includes the return address, which is the address of the next instruction in the interrupted program. This value is restored to the **PC** at exception return so that the interrupted program resumes.

In parallel to the stacking operation, the processor performs a vector fetch that reads the exception handler start address from the vector table. When stacking is complete, the processor starts executing the exception handler. At the same time, the processor writes an EXC\_RETURN value to the **LR**, indicating which stack pointer corresponds to the stack frame and what operation mode the processor was in before the entry occurred.

If no higher-priority exception occurs during exception entry, the processor starts executing the exception handler and automatically changes the status of the corresponding pending interrupt to active.

If another higher-priority exception occurs during exception entry, known as late arrival, the processor starts executing the exception handler for this exception and does not change the pending status of the earlier exception.

# 2.5.7.2 Exception Return

Exception return occurs when the processor is in Handler mode and executes one of the following instructions to load the EXC\_RETURN value into the **PC**:

- An LDM or POP instruction that loads the PC
- A BX instruction using any register
- An LDR instruction with the PC as the destination

EXC\_RETURN is the value loaded into the **LR** on exception entry. The exception mechanism relies on this value to detect when the processor has completed an exception handler. The lowest four bits of this value provide information on the return stack and processor mode. Table 2-10 on page 70 shows the EXC\_RETURN values with a description of the exception return behavior.

EXC\_RETURN bits 31:4 are all set. When this value is loaded into the **PC**, it indicates to the processor that the exception is complete, and the processor initiates the appropriate exception return sequence.

Table 2-10. Exception Return Behavior

EXC_RETURN[31:0]	Description
0xFFFF.FFF0	Reserved
0xFFFF.FFF1	Return to Handler mode.
	Exception return uses state from MSP.
	Execution uses MSP after return.
0xFFFF.FFF2 - 0xFFFF.FFF8	Reserved
0xFFFF.FFF9	Return to Thread mode.
	Exception return uses state from MSP.
	Execution uses MSP after return.
0xFFFF.FFFA - 0xFFFF.FFFC	Reserved
0xFFFF.FFFD	Return to Thread mode.
	Exception return uses state from PSP.
	Execution uses <b>PSP</b> after return.
0xFFFF.FFFE - 0xFFFF.FFFF	Reserved

# 2.6 Fault Handling

Faults are a subset of the exceptions (see "Exception Model" on page 63). The following conditions generate a fault:

- A bus error on an instruction fetch or vector table load or a data access.
- An internally detected error such as an undefined instruction or an attempt to change state with a BX instruction.
- Attempting to execute an instruction from a memory region marked as Non-Executable (XN).

# 2.6.1 Fault Types

Table 2-11 on page 71 shows the types of fault, the handler used for the fault, the corresponding fault status register, and the register bit that indicates the fault has occurred. See page 112 for more information about the fault status registers.

Table 2-11. Faults

Fault	Handler	Fault Status Register	Bit Name
Bus error on a vector read	Hard fault	Hard Fault Status (HFAULTSTAT)	VECT
Fault escalated to a hard fault	Hard fault	Hard Fault Status (HFAULTSTAT)	FORCED
Default memory mismatch on instruction access	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	IERR <sup>a</sup>
Bus error during exception stacking	Bus fault	Bus Fault Status (BFAULTSTAT)	BSTKE
Bus error during exception unstacking	Bus fault	Bus Fault Status (BFAULTSTAT)	BUSTKE
Bus error during instruction prefetch	Bus fault	Bus Fault Status (BFAULTSTAT)	IBUS
Precise data bus error	Bus fault	Bus Fault Status (BFAULTSTAT)	PRECISE
Imprecise data bus error	Bus fault	Bus Fault Status (BFAULTSTAT)	IMPRE
Attempt to access a coprocessor	Usage fault	Usage Fault Status (UFAULTSTAT)	NOCP
Undefined instruction	Usage fault	Usage Fault Status (UFAULTSTAT)	UNDEF
Attempt to enter an invalid instruction set state <sup>b</sup>	Usage fault	Usage Fault Status (UFAULTSTAT)	INVSTAT
Invalid EXC_RETURN value	Usage fault	Usage Fault Status (UFAULTSTAT)	INVPC
Illegal unaligned load or store	Usage fault	Usage Fault Status (UFAULTSTAT)	UNALIGN
Divide by 0	Usage fault	Usage Fault Status (UFAULTSTAT)	DIV0

a. Occurs on an access to an XN region.

### 2.6.2 Fault Escalation and Hard Faults

All fault exceptions except for hard fault have configurable exception priority (see **SYSPRI1** on page 105). Software can disable execution of the handlers for these faults (see **SYSHNDCTRL** on page 108).

Usually, the exception priority, together with the values of the exception mask registers, determines whether the processor enters the fault handler, and whether a fault handler can preempt another fault handler as described in "Exception Model" on page 63.

In some situations, a fault with configurable priority is treated as a hard fault. This process is called priority escalation, and the fault is described as *escalated to hard fault*. Escalation to hard fault occurs when:

A fault handler causes the same kind of fault as the one it is servicing. This escalation to hard fault occurs because a fault handler cannot preempt itself because it must have the same priority as the current priority level.

b. Attempting to use an instruction set other than the Thumb instruction set, or returning to a non load-store-multiple instruction with ICI continuation.

- A fault handler causes a fault with the same or lower priority as the fault it is servicing. This situation happens because the handler for the new fault cannot preempt the currently executing fault handler.
- An exception handler causes a fault for which the priority is the same as or lower than the currently executing exception.
- A fault occurs and the handler for that fault is not enabled.

If a bus fault occurs during a stack push when entering a bus fault handler, the bus fault does not escalate to a hard fault. Thus if a corrupted stack causes a fault, the fault handler executes even though the stack push for the handler failed. The fault handler operates but the stack contents are corrupted.

**Note:** Only Reset and NMI can preempt the fixed priority hard fault. A hard fault can preempt any exception other than Reset, NMI, or another hard fault.

# 2.6.3 Fault Status Registers and Fault Address Registers

The fault status registers indicate the cause of a fault. For bus faults and memory management faults, the fault address register indicates the address accessed by the operation that caused the fault, as shown in Table 2-12 on page 72.

Table 2-12. Fault Status and Fault Address Registers

Handler	Status Register Name	Address Register Name	Register Description
Hard fault	Hard Fault Status (HFAULTSTAT)	-	page 117
, ,	Memory Management Fault Status	Memory Management Fault	page 112
fault	(MFAULTSTAT)	Address (MMADDR)	page 118
Bus fault	Bus Fault Status (BFAULTSTAT)	Bus Fault Address	page 112
		(FAULTADDR)	page 119
Usage fault	Usage Fault Status (UFAULTSTAT)	-	page 112

### 2.6.4 **Lockup**

The processor enters a lockup state if a hard fault occurs when executing the NMI or hard fault handlers. When the processor is in the lockup state, it does not execute any instructions. The processor remains in lockup state until it is reset, an NMI occurs, or it is halted by a debugger.

**Note:** If the lockup state occurs from the NMI handler, a subsequent NMI does not cause the processor to leave the lockup state.

# 2.7 Power Management

The Cortex-M3 processor sleep modes reduce power consumption:

- Sleep mode stops the processor clock.
- Deep-sleep mode stops the system clock and switches off the PLL and Flash memory.

The SLEEPDEEP bit of the **System Control (SYSCTRL)** register selects which sleep mode is used (see page 101). For more information about the behavior of the sleep modes, see "System Control" on page 140.

This section describes the mechanisms for entering sleep mode and the conditions for waking up from sleep mode, both of which apply to Sleep mode and Deep-sleep mode.

### 2.7.1 Entering Sleep Modes

This section describes the mechanisms software can use to put the processor into one of the sleep modes.

The system can generate spurious wake-up events, for example a debug operation wakes up the processor. Therefore, software must be able to put the processor back into sleep mode after such an event. A program might have an idle loop to put the processor back to sleep mode.

#### 2.7.1.1 Wait for Interrupt

The wait for interrupt instruction, WFI, causes immediate entry to sleep mode unless the wake-up condition is true (see "Wake Up from WFI or Sleep-on-Exit" on page 73). When the processor executes a WFI instruction, it stops executing instructions and enters sleep mode. See the Cortex™-M3/M4 Instruction Set Technical User's Manual for more information.

#### 2.7.1.2 Wait for Event

The wait for event instruction, WFE, causes entry to sleep mode conditional on the value of a one-bit event register. When the processor executes a WFE instruction, it checks the event register. If the register is 0, the processor stops executing instructions and enters sleep mode. If the register is 1, the processor clears the register and continues executing instructions without entering sleep mode.

If the event register is 1, the processor must not enter sleep mode on execution of a WFE instruction. Typically, this situation occurs if an SEV instruction has been executed. Software cannot access this register directly.

See the Cortex™-M3/M4 Instruction Set Technical User's Manual for more information.

### 2.7.1.3 Sleep-on-Exit

If the SLEEPEXIT bit of the **SYSCTRL** register is set, when the processor completes the execution of all exception handlers, it returns to Thread mode and immediately enters sleep mode. This mechanism can be used in applications that only require the processor to run when an exception occurs.

### 2.7.2 Wake Up from Sleep Mode

The conditions for the processor to wake up depend on the mechanism that cause it to enter sleep mode.

#### 2.7.2.1 Wake Up from WFI or Sleep-on-Exit

Normally, the processor wakes up only when the NVIC detects an exception with sufficient priority to cause exception entry. Some embedded systems might have to execute system restore tasks after the processor wakes up and before executing an interrupt handler. Entry to the interrupt handler can be delayed by setting the PRIMASK bit and clearing the FAULTMASK bit. If an interrupt arrives that is enabled and has a higher priority than current exception priority, the processor wakes up but does not execute the interrupt handler until the processor clears PRIMASK. For more information about **PRIMASK** and **FAULTMASK**, see page 52 and page 53.

#### 2.7.2.2 Wake Up from WFE

The processor wakes up if it detects an exception with sufficient priority to cause exception entry.

In addition, if the SEVONPEND bit in the **SYSCTRL** register is set, any new pending interrupt triggers an event and wakes up the processor, even if the interrupt is disabled or has insufficient priority to cause exception entry. For more information about **SYSCTRL**, see page 101.

## 2.8 Instruction Set Summary

The processor implements a version of the Thumb instruction set. Table 2-13 on page 74 lists the supported instructions.

Note: In Table 2-13 on page 74:

- Angle brackets, <>, enclose alternative forms of the operand
- Braces, {}, enclose optional operands
- The Operands column is not exhaustive
- Op2 is a flexible second operand that can be either a register or a constant
- Most instructions can use an optional condition code suffix

For more information on the instructions and operands, see the instruction descriptions in the *Cortex™-M3/M4 Instruction Set Technical User's Manual*.

Table 2-13. Cortex-M3 Instruction Summary

Mnemonic	Operands	Brief Description	Flags
ADC, ADCS	{Rd,} Rn, Op2	Add with carry	N,Z,C,V
ADD, ADDS	{Rd,} Rn, Op2	Add	N,Z,C,V
ADD, ADDW	{Rd,} Rn , #imm12	Add	N,Z,C,V
ADR	Rd, label	Load PC-relative address	-
AND, ANDS	{Rd,} Rn, Op2	Logical AND	N,Z,C
ASR, ASRS	Rd, Rm, <rs #n></rs #n>	Arithmetic shift right	N,Z,C
В	label	Branch	-
BFC	Rd, #lsb, #width	Bit field clear	-
BFI	Rd, Rn, #lsb, #width	Bit field insert	-
BIC, BICS	{Rd,} Rn, Op2	Bit clear	N,Z,C
ВКРТ	#imm	Breakpoint	-
BL	label	Branch with link	-
BLX	Rm	Branch indirect with link	-
BX	Rm	Branch indirect	-
CBNZ	Rn, label	Compare and branch if non-zero	-
CBZ	Rn, label	Compare and branch if zero	-
CLREX	-	Clear exclusive	-
CLZ	Rd, Rm	Count leading zeros	-
CMN	Rn, Op2	Compare negative	N,Z,C,V
CMP	Rn, Op2	Compare	N,Z,C,V
CPSID	i	Change processor state, disable interrupts	-
CPSIE	i	Change processor state, enable interrupts	-
DMB	-	Data memory barrier	-
DSB	-	Data synchronization barrier	-

Table 2-13. Cortex-M3 Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags
EOR, EORS	{Rd,} Rn, Op2	Exclusive OR	N,Z,C
ISB	-	Instruction synchronization barrier	-
IT	-	If-Then condition block	-
LDM	Rn{!}, reglist	Load multiple registers, increment after	-
LDMDB, LDMEA	Rn{!}, reglist	Load multiple registers, decrement before	-
LDMFD, LDMIA	Rn{!}, reglist	Load multiple registers, increment after	-
LDR	Rt, [Rn, #offset]	Load register with word	-
LDRB, LDRBT	Rt, [Rn, #offset]	Load register with byte	-
LDRD	Rt, Rt2, [Rn, #offset]	Load register with two bytes	-
LDREX	Rt, [Rn, #offset]	Load register exclusive	-
LDREXB	Rt, [Rn]	Load register exclusive with byte	-
LDREXH	Rt, [Rn]	Load register exclusive with halfword	-
LDRH, LDRHT	Rt, [Rn, #offset]	Load register with halfword	-
LDRSB, LDRSBT	Rt, [Rn, #offset]	Load register with signed byte	-
LDRSH, LDRSHT	Rt, [Rn, #offset]	Load register with signed halfword	-
LDRT	Rt, [Rn, #offset]	Load register with word	-
LSL, LSLS	Rd, Rm, <rs #n=""  =""></rs>	Logical shift left	N,Z,C
LSR, LSRS	Rd, Rm, <rs #n=""  =""></rs>	Logical shift right	N,Z,C
MLA	Rd, Rn, Rm, Ra	Multiply with accumulate, 32-bit result	-
MLS	Rd, Rn, Rm, Ra	Multiply and subtract, 32-bit result	-
MOV, MOVS	Rd, Op2	Move	N,Z,C
MOV, MOVW	Rd, #imm16	Move 16-bit constant	N,Z,C
MOVT	Rd, #imm16	Move top	-
MRS	Rd, spec_reg	Move from special register to general register	-
MSR	spec_reg, Rm	Move from general register to special register	N,Z,C,V
MUL, MULS	{Rd,} Rn, Rm	Multiply, 32-bit result	N,Z
MVN, MVNS	Rd, Op2	Move NOT	N,Z,C
NOP	-	No operation	-
ORN, ORNS	{Rd,} Rn, Op2	Logical OR NOT	N,Z,C
ORR, ORRS	{Rd,} Rn, Op2	Logical OR	N,Z,C
POP	reglist	Pop registers from stack	-
PUSH	reglist	Push registers onto stack	-
RBIT	Rd, Rn	Reverse bits	-
REV	Rd, Rn	Reverse byte order in a word	-
REV16	Rd, Rn	Reverse byte order in each halfword	-
REVSH	Rd, Rn	Reverse byte order in bottom halfword and sign extend	-
ROR, RORS	Rd, Rm, <rs #n></rs #n>	Rotate right	N,Z,C
RRX, RRXS	Rd, Rm	Rotate right with extend	N,Z,C

Table 2-13. Cortex-M3 Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags
RSB, RSBS	{Rd,} Rn, Op2	Reverse subtract	N,Z,C,V
SBC, SBCS	{Rd,} Rn, Op2	Subtract with carry	N,Z,C,V
SBFX	Rd, Rn, #lsb, #width	Signed bit field extract	-
SDIV	{Rd,} Rn, Rm	Signed divide	-
SEV	-	Send event	-
SMLAL	RdLo, RdHi, Rn, Rm	Signed multiply with accumulate (32x32+64), 64-bit result	-
SMULL	RdLo, RdHi, Rn, Rm	Signed multiply (32x32), 64-bit result	-
SSAT	Rd, #n, Rm {,shift #s}	Signed saturate	Q
STM	Rn{!}, reglist	Store multiple registers, increment after	-
STMDB, STMEA	Rn{!}, reglist	Store multiple registers, decrement before	-
STMFD, STMIA	Rn{!}, reglist	Store multiple registers, increment after	-
STR	Rt, [Rn {, #offset}]	Store register word	-
STRB, STRBT	Rt, [Rn {, #offset}]	Store register byte	-
STRD	Rt, Rt2, [Rn {, #offset}]	Store register two words	-
STREX	Rt, Rt, [Rn {, #offset}]	Store register exclusive	-
STREXB	Rd, Rt, [Rn]	Store register exclusive byte	-
STREXH	Rd, Rt, [Rn]	Store register exclusive halfword	-
STRH, STRHT	Rt, [Rn {, #offset}]	Store register halfword	-
STRSB, STRSBT	Rt, [Rn {, #offset}]	Store register signed byte	-
STRSH, STRSHT	Rt, [Rn {, #offset}]	Store register signed halfword	-
STRT	Rt, [Rn {, #offset}]	Store register word	-
SUB, SUBS	{Rd,} Rn, Op2	Subtract	N,Z,C,V
SUB, SUBW	{Rd,} Rn, #imm12	Subtract 12-bit constant	N,Z,C,V
SVC	#imm	Supervisor call	-
SXTB	{Rd,} Rm {,ROR #n}	Sign extend a byte	-
SXTH	{Rd,} Rm {,ROR #n}	Sign extend a halfword	-
TBB	[Rn, Rm]	Table branch byte	-
TBH	[Rn, Rm, LSL #1]	Table branch halfword	-
TEQ	Rn, Op2	Test equivalence	N,Z,C
TST	Rn, Op2	Test	N,Z,C
UBFX	Rd, Rn, #lsb, #width	Unsigned bit field extract	-
UDIV	{Rd,} Rn, Rm	Unsigned divide	-
UMLAL	RdLo, RdHi, Rn, Rm	Unsigned multiply with accumulate (32x32+32+32), 64-bit result	-
UMULL	RdLo, RdHi, Rn, Rm	Unsigned multiply (32x 2), 64-bit result	-
USAT	Rd, #n, Rm {,shift #s}	Unsigned Saturate	Q
UXTB	{Rd,} Rm, {,ROR #n}	Zero extend a Byte	-
UXTH	{Rd,} Rm, {,ROR #n}	Zero extend a Halfword	-
WFE	-	Wait for event	-
WFI	-	Wait for interrupt	-

# 3 Cortex-M3 Peripherals

This chapter provides information on the Stellaris<sup>®</sup> implementation of the Cortex-M3 processor peripherals, including:

■ SysTick (see page 77)

Provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism.

- Nested Vectored Interrupt Controller (NVIC) (see page 78)
  - Facilitates low-latency exception and interrupt handling
  - Controls power management
  - Implements system control registers
- System Control Block (SCB) (see page 80)

Provides system implementation information and system control, including configuration, control, and reporting of system exceptions.

Table 3-1 on page 77 shows the address map of the Private Peripheral Bus (PPB). Some peripheral register regions are split into two address regions, as indicated by two addresses listed.

Table 3-1. Core Peripheral Register Regions

Address	Core Peripheral	Description (see page)	
0xE000.E010-0xE000.E01F	System Timer	77	
0xE000.E100-0xE000.E4EF	Nested Vectored Interrupt Controller	78	
0xE000.EF00-0xE000.EF03			
0xE000.ED00-0xE000.ED3F	System Control Block	80	
0xE000.ED90-0xE000.ED93	MPU Type Register	Reads as zero, indicated the MPU is not implemented <sup>a</sup>	

a. Software can read the MPU Type Register at 0xE000.ED90 to test for the presence of a memory protection unit (MPU).

## 3.1 Functional Description

This chapter provides information on the Stellaris implementation of the Cortex-M3 processor peripherals: SysTick, NVIC, SCB and MPU.

### 3.1.1 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick, which provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example as:

- An RTOS tick timer that fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter used to measure time to completion and time used.

■ An internal clock source control based on missing/meeting durations. The COUNT bit in the STCTRL control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

The timer consists of three registers:

- SysTick Control and Status (STCTRL): A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- SysTick Reload Value (STRELOAD): The reload value for the counter, used to provide the counter's wrap value.
- SysTick Current Value (STCURRENT): The current value of the counter.

When enabled, the timer counts down on each clock from the reload value to zero, reloads (wraps) to the value in the **STRELOAD** register on the next clock edge, then decrements on subsequent clocks. Clearing the **STRELOAD** register disables the counter on the next wrap. When the counter reaches zero, the COUNT status bit is set. The COUNT bit clears on reads.

Writing to the **STCURRENT** register clears the register and the COUNT status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

The SysTick counter runs on the system clock. If this clock signal is stopped for low power mode, the SysTick counter stops. Ensure software uses aligned word accesses to access the SysTick registers.

**Note:** When the processor is halted for debugging, the counter does not decrement.

### 3.1.2 Nested Vectored Interrupt Controller (NVIC)

This section describes the Nested Vectored Interrupt Controller (NVIC) and the registers it uses. The NVIC supports:

- 14 interrupts.
- A programmable priority level of 0-7 for each interrupt. A higher level corresponds to a lower priority, so level 0 is the highest interrupt priority.
- Low-latency exception and interrupt handling.
- Level and pulse detection of interrupt signals.
- Dynamic reprioritization of interrupts.
- Grouping of priority values into group priority and subpriority fields.
- Interrupt tail-chaining.
- An external Non-maskable interrupt (NMI).

The processor automatically stacks its state on exception entry and unstacks this state on exception exit, with no instruction overhead, providing low latency exception handling.

### 3.1.2.1 Level-Sensitive and Pulse Interrupts

The processor supports both level-sensitive and pulse interrupts. Pulse interrupts are also described as edge-triggered interrupts.

A level-sensitive interrupt is held asserted until the peripheral deasserts the interrupt signal. Typically this happens because the ISR accesses the peripheral, causing it to clear the interrupt request. A pulse interrupt is an interrupt signal sampled synchronously on the rising edge of the processor clock. To ensure the NVIC detects the interrupt, the peripheral must assert the interrupt signal for at least one clock cycle, during which the NVIC detects the pulse and latches the interrupt.

When the processor enters the ISR, it automatically removes the pending state from the interrupt (see "Hardware and Software Control of Interrupts" on page 79 for more information). For a level-sensitive interrupt, if the signal is not deasserted before the processor returns from the ISR, the interrupt becomes pending again, and the processor must execute its ISR again. As a result, the peripheral can hold the interrupt signal asserted until it no longer needs servicing.

### 3.1.2.2 Hardware and Software Control of Interrupts

The Cortex-M3 latches all interrupts. A peripheral interrupt becomes pending for one of the following reasons:

- The NVIC detects that the interrupt signal is High and the interrupt is not active.
- The NVIC detects a rising edge on the interrupt signal.
- Software writes to the corresponding interrupt set-pending register bit, or to the **Software Trigger Interrupt (SWTRIG)** register to make a Software-Generated Interrupt pending. See the INT bit in the **PEND0** register on page 88 or **SWTRIG** on page 93.

A pending interrupt remains pending until one of the following:

- The processor enters the ISR for the interrupt, changing the state of the interrupt from pending to active. Then:
  - For a level-sensitive interrupt, when the processor returns from the ISR, the NVIC samples
    the interrupt signal. If the signal is asserted, the state of the interrupt changes to pending,
    which might cause the processor to immediately re-enter the ISR. Otherwise, the state of the
    interrupt changes to inactive.
  - For a pulse interrupt, the NVIC continues to monitor the interrupt signal, and if this is pulsed
    the state of the interrupt changes to pending and active. In this case, when the processor
    returns from the ISR the state of the interrupt changes to pending, which might cause the
    processor to immediately re-enter the ISR.
    - If the interrupt signal is not pulsed while the processor is in the ISR, when the processor returns from the ISR the state of the interrupt changes to inactive.
- Software writes to the corresponding interrupt clear-pending register bit
  - For a level-sensitive interrupt, if the interrupt signal is still asserted, the state of the interrupt
    does not change. Otherwise, the state of the interrupt changes to inactive.
  - For a pulse interrupt, the state of the interrupt changes to inactive, if the state was pending
    or to active, if the state was active and pending.

## 3.1.3 System Control Block (SCB)

The System Control Block (SCB) provides system implementation information and system control, including configuration, control, and reporting of the system exceptions.

## 3.2 Register Map

Table 3-2 on page 80 lists the Cortex-M3 Peripheral SysTick, NVIC and SCB registers. The offset listed is a hexadecimal increment to the register's address, relative to the Core Peripherals base address of 0xE000.E000.

**Note:** Register spaces that are not used are reserved for future or internal use. Software should not modify any reserved memory address.

Table 3-2. Peripherals Register Map

Offset	Name	Type	Reset	Description	See page
System T	imer (SysTick) Registers				·
0x010	STCTRL	R/W	0x0000.0000	SysTick Control and Status Register	82
0x014	STRELOAD	R/W	0x0000.0000	SysTick Reload Value Register	84
0x018	STCURRENT	R/WC	0x0000.0000	SysTick Current Value Register	85
Nested Ve	ectored Interrupt Control	ler (NVIC)	Registers		'
0x100	EN0	R/W	0x0000.0000	Interrupt 0-29 Set Enable	86
0x180	DIS0	R/W	0x0000.0000	Interrupt 0-29 Clear Enable	87
0x200	PEND0	R/W	0x0000.0000	Interrupt 0-29 Set Pending	88
0x280	UNPEND0	R/W	0x0000.0000	Interrupt 0-29 Clear Pending	89
0x300	ACTIVE0	RO	0x0000.0000	Interrupt 0-29 Active Bit	90
0x400	PRI0	R/W	0x0000.0000	Interrupt 0-3 Priority	91
0x404	PRI1	R/W	0x0000.0000	Interrupt 4-7 Priority	91
0x408	PRI2	R/W	0x0000.0000	Interrupt 8-11 Priority	91
0x40C	PRI3	R/W	0x0000.0000	Interrupt 12-15 Priority	91
0x410	PRI4	R/W	0x0000.0000	Interrupt 16-19 Priority	91
0x414	PRI5	R/W	0x0000.0000	Interrupt 20-23 Priority	91
0x418	PRI6	R/W	0x0000.0000	Interrupt 24-27 Priority	91
0x41C	PRI7	R/W	0x0000.0000	Interrupt 28-29 Priority	91
0xF00	SWTRIG	WO	0x0000.0000	Software Trigger Interrupt	93
System C	ontrol Block (SCB) Regis	sters			1
0xD00	CPUID	RO	0x410F.C231	CPU ID Base	94
0xD04	INTCTRL	R/W	0x0000.0000	Interrupt Control and State	95
0xD08	VTABLE	R/W	0x0000.0000	Vector Table Offset	98

Table 3-2. Peripherals Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0xD0C	APINT	R/W	0xFA05.0000	Application Interrupt and Reset Control	99
0xD10	SYSCTRL	R/W	0x0000.0000	System Control	101
0xD14	CFGCTRL	R/W	0x0000.0000	Configuration and Control	103
0xD18	SYSPRI1	R/W	0x0000.0000	System Handler Priority 1	105
0xD1C	SYSPRI2	R/W	0x0000.0000	System Handler Priority 2	106
0xD20	SYSPRI3	R/W	0x0000.0000	System Handler Priority 3	107
0xD24	SYSHNDCTRL	R/W	0x0000.0000	System Handler Control and State	108
0xD28	FAULTSTAT	R/W1C	0x0000.0000	Configurable Fault Status	112
0xD2C	HFAULTSTAT	R/W1C	0x0000.0000	Hard Fault Status	117
0xD34	MMADDR	R/W	-	Memory Management Fault Address	118
0xD38	FAULTADDR	R/W	-	Bus Fault Address	119

# 3.3 System Timer (SysTick) Register Descriptions

This section lists and describes the System Timer registers, in numerical order by address offset.

## Register 1: SysTick Control and Status Register (STCTRL), offset 0x010

**Note:** This register can only be accessed from privileged mode.

The SysTick **STCTRL** register enables the SysTick features.

SysTick Control and Status Register (STCTRL)

Base 0xE000.E000 Offset 0x010 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'		•	' '			' '	reserved	! I	'	•	'				COUNT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
ſ	15	14	13 I	12	11	10	9	8	7	6	5	4	3	2	1	0
_ [							reserved							CLK_SRC	INTEN	ENABLE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
В	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:17		rocon	,od	Ь	.0	0x000	Soft	wara ah	ould not	roly on t	ho voluo	of a ro	served bit	To pro	vido
	31.17		reserv	veu	K	.0	00000							of a reserv		
								pres	served a	cross a r	ead-mod	dify-write	operat	ion.		
	16		COU	NT	R	.0	0	Cou	nt Flag							
								\ /- I		D	- 4!					
								Val	ue	Descrip						
								0		-	s lick tim was rea		ot coun	ted to 0 sir	nce the	ast time
								1			sTick tin was rea		counted	I to 0 since	e the las	st time
										eared by a		the regis	ster or if	the STCU	RRENT	Γ register
								If re	ad by th	e debug	ger using	the DA	P, this b	oit is cleare	ed only	if the
														gister is c		
														er read. Se n for more		
									terTyp							
	15:3		reserv	ved	R	0	0x000	Soft	ware sh	ould not	relv on t	he value	of a re	served bit	. To pro	vide
								com	patibility	with fut	ure prod		value o	of a reserv		
	2		CLK_S	SRC	R	W	0	Clo	ck Sourc	e						
								Val	ue Desc	cription						
								0	Exte	rnal refe	rence clo	ock. (Not	implen	nented for	most S	tellaris

Because an external reference clock is not implemented, this bit must be set in order for SysTick to operate.

microcontrollers.)

System clock

1

Bit/Field	Name	Туре	Reset	Description	on
1	INTEN	R/W	0	Interrupt	Enable
				Value	Description
				0	Interrupt generation is disabled. Software can use the COUNT bit to determine if the counter has ever reached 0.
				1	An interrupt is generated to the NVIC when SysTick counts to 0.
0	ENABLE	R/W	0	Enable	
				Value	Description
				0	The counter is disabled.
				1	Enables SysTick to operate in a multi-shot way. That is, the counter loads the RELOAD value and begins counting down. On reaching 0, the COUNT bit is set and an interrupt is generated if enabled by INTEN. The counter then loads the RELOAD value again and begins counting.

November 17, 2011 83

## Register 2: SysTick Reload Value Register (STRELOAD), offset 0x014

Note: This register can only be accessed from privileged mode.


The **STRELOAD** register specifies the start value to load into the **SysTick Current Value** (**STCURRENT**) register when the counter reaches 0. The start value can be between 0x1 and 0x00FF.FFFF. A start value of 0 is possible but has no effect because the SysTick interrupt and the COUNT bit are activated when counting from 1 to 0.

SysTick can be configured as a multi-shot timer, repeated over and over, firing every N+1 clock pulses, where N is any value from 1 to 0x00FF.FFFF. For example, if a tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD field.

SysTick Reload Value Register (STRELOAD)

Base 0xE000.E000

Offset 0x014 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:24	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	RELOAD	R/W	0x00.0000	Reload Value

Value to load into the  ${\bf SysTick}$  Current Value (STCURRENT) register when the counter reaches 0.

### Register 3: SysTick Current Value Register (STCURRENT), offset 0x018


**Note:** This register can only be accessed from privileged mode.

The **STCURRENT** register contains the current value of the SysTick counter.

SysTick Current Value Register (STCURRENT)

Base 0xE000.E000 Offset 0x018

Type R/WC, reset 0x0000.0000



This field contains the current value at the time the register is accessed No read-modify-write protection is provided, so change with care.

This register is write-clear. Writing to it with any value clears the register. Clearing this register also clears the COUNT bit of the **STCTRL** register.

## 3.4 NVIC Register Descriptions

This section lists and describes the NVIC registers, in numerical order by address offset.

The NVIC registers can only be fully accessed from privileged mode, but interrupts can be pended while in unprivileged mode by enabling the **Configuration and Control (CFGCTRL)** register. Any other unprivileged mode access causes a bus fault.

Ensure software uses correctly aligned register accesses. The processor does not support unaligned accesses to NVIC registers.

An interrupt can enter the pending state even if it is disabled.

Before programming the **VTABLE** register to relocate the vector table, ensure the vector table entries of the new vector table are set up for fault handlers, NMI, and all enabled exceptions such as interrupts. For more information, see page 98.

## Register 4: Interrupt 0-29 Set Enable (EN0), offset 0x100

**Note:** This register can only be accessed from privileged mode.

The **EN0** register enables interrupts and shows which interrupts are enabled. Bit 0 corresponds to Interrupt 0; bit 29 corresponds to Interrupt 29.


See Table 2-9 on page 66 for interrupt assignments.

If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority.

#### Interrupt 0-29 Set Enable (EN0)

Base 0xE000.E000 Offset 0x100

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:30	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
29:0	INT	R/W	0x000.0000	Interrupt Enable

Value	Description
0	On a read, indicates the interrupt is disabled.
	On a write, no effect.
1	On a read, indicates the interrupt is enabled.
	On a write, enables the interrupt.

A bit can only be cleared by setting the corresponding  ${\tt INT[n]}$  bit in the **DISn** register.

## Register 5: Interrupt 0-29 Clear Enable (DIS0), offset 0x180

Note: This register can only be accessed from privileged mode.


The **DIS0** register disables interrupts. Bit 0 corresponds to Interrupt 0; bit 29 corresponds to Interrupt 29.

See Table 2-9 on page 66 for interrupt assignments.

#### Interrupt 0-29 Clear Enable (DIS0)

Base 0xE000.E000 Offset 0x180

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:30	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
29:0	INT	R/W	0x000.0000	Interrupt Disable

#### Value Description

- On a read, indicates the interrupt is disabled.
  - On a write, no effect.
- On a read, indicates the interrupt is enabled.
  On a write, clears the corresponding INT[n] bit in the EN0 register, disabling interrupt [n].

## Register 6: Interrupt 0-29 Set Pending (PEND0), offset 0x200

Note: This register can only be accessed from privileged mode.


The **PEND0** register forces interrupts into the pending state and shows which interrupts are pending. Bit 0 corresponds to Interrupt 0; bit 29 corresponds to Interrupt 29.

See Table 2-9 on page 66 for interrupt assignments.

#### Interrupt 0-29 Set Pending (PEND0)

Base 0xE000.E000 Offset 0x200

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:30	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
29:0	INT	R/W	0x000.0000	Interrupt Set Pending

Value	Description
0	On a read, indicates that the interrupt is not pending.
	On a write, no effect.
1	On a read, indicates that the interrupt is pending.
	On a write, the corresponding interrupt is set to pending even if it is disabled

If the corresponding interrupt is already pending, setting a bit has no effect.

A bit can only be cleared by setting the corresponding  ${\tt INT[n]}$  bit in the UNPEND0 register.

### Register 7: Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280

Note: This register can only be accessed from privileged mode.

The **UNPEND0** register shows which interrupts are pending and removes the pending state from interrupts. Bit 0 corresponds to Interrupt 0; bit 29 corresponds to Interrupt 29.

See Table 2-9 on page 66 for interrupt assignments.

R/W

0x000.0000


#### Interrupt 0-29 Clear Pending (UNPEND0)

INT

Base 0xE000.E000 Offset 0x280

29:0

Type R/W, reset 0x0000.0000



Value Description

Interrupt Clear Pending

On a read, indicates that the interrupt is not pending.On a write, no effect.

preserved across a read-modify-write operation.

On a read, indicates that the interrupt is pending.

On a write, clears the corresponding INT[n] bit in the **PEND0** register, so that interrupt [n] is no longer pending.

Setting a bit does not affect the active state of the corresponding interrupt.

## Register 8: Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300

Note: This register can only be accessed from privileged mode.


The ACTIVEO register indicates which interrupts are active. Bit 0 corresponds to Interrupt 0; bit 29 corresponds to Interrupt 29.

See Table 2-9 on page 66 for interrupt assignments.

Caution – Do not manually set or clear the bits in this register.

### Interrupt 0-29 Active Bit (ACTIVE0)

Base 0xE000.E000 Offset 0x300 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:30	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
29:0	INT	RO	0x000.0000	Interrupt Active

#### Value Description

- 0 The corresponding interrupt is not active.
- The corresponding interrupt is active, or active and pending.

Register 9: Interrupt 0-3 Priority (PRI0), offset 0x400

Register 10: Interrupt 4-7 Priority (PRI1), offset 0x404

Register 11: Interrupt 8-11 Priority (PRI2), offset 0x408

Register 12: Interrupt 12-15 Priority (PRI3), offset 0x40C

Register 13: Interrupt 16-19 Priority (PRI4), offset 0x410

Register 14: Interrupt 20-23 Priority (PRI5), offset 0x414

Register 15: Interrupt 24-27 Priority (PRI6), offset 0x418

Register 16: Interrupt 28-29 Priority (PRI7), offset 0x41C

**Note:** This register can only be accessed from privileged mode.

The **PRIn** registers provide 3-bit priority fields for each interrupt. These registers are byte accessible. Each register holds four priority fields that are assigned to interrupts as follows:

PRIn Register Bit Field	Interrupt
Bits 31:29	Interrupt [4n+3]
Bits 23:21	Interrupt [4n+2]
Bits 15:13	Interrupt [4n+1]
Bits 7:5	Interrupt [4n]

See Table 2-9 on page 66 for interrupt assignments.


Each priority level can be split into separate group priority and subpriority fields. The PRIGROUP field in the **Application Interrupt and Reset Control (APINT)** register (see page 99) indicates the position of the binary point that splits the priority and subpriority fields.

These registers can only be accessed from privileged mode.

### Interrupt 0-3 Priority (PRI0)

Base 0xE000.E000 Offset 0x400

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:29	INTD	R/W	0x0	Interrupt Priority for Interrupt [4n+3]

This field holds a priority value, 0-7, for the interrupt with the number [4n+3], where n is the number of the **Interrupt Priority** register (n=0 for **PRIO**, and so on). The lower the value, the greater the priority of the corresponding interrupt.

Bit/Field	Name	Туре	Reset	Description
28:24	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:21	INTC	R/W	0x0	Interrupt Priority for Interrupt [4n+2] This field holds a priority value, 0-7, for the interrupt with the number [4n+2], where n is the number of the <b>Interrupt Priority</b> register (n=0 for <b>PRIO</b> , and so on). The lower the value, the greater the priority of the corresponding interrupt.
20:16	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:13	INTB	R/W	0x0	Interrupt Priority for Interrupt [4n+1] This field holds a priority value, 0-7, for the interrupt with the number [4n+1], where n is the number of the <b>Interrupt Priority</b> register (n=0 for <b>PRIO</b> , and so on). The lower the value, the greater the priority of the corresponding interrupt.
12:8	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:5	INTA	R/W	0x0	Interrupt Priority for Interrupt [4n] This field holds a priority value, 0-7, for the interrupt with the number [4n], where n is the number of the <b>Interrupt Priority</b> register (n=0 for <b>PRIO</b> , and so on). The lower the value, the greater the priority of the corresponding interrupt.
4:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

### Register 17: Software Trigger Interrupt (SWTRIG), offset 0xF00

**Note:** Only privileged software can enable unprivileged access to the **SWTRIG** register.


Writing an interrupt number to the **SWTRIG** register generates a Software Generated Interrupt (SGI). See Table 2-9 on page 66 for interrupt assignments.

When the MAINPEND bit in the **Configuration and Control (CFGCTRL)** register (see page 103) is set, unprivileged software can access the **SWTRIG** register.

#### Software Trigger Interrupt (SWTRIG)

Base 0xE000.E000 Offset 0xF00

Type WO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:5	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4:0	INTID	WO	0x00	Interrupt ID

This field holds the interrupt ID of the required SGI. For example, a value of 0x3 generates an interrupt on IRQ3.

## 3.5 System Control Block (SCB) Register Descriptions

This section lists and describes the System Control Block (SCB) registers, in numerical order by address offset. The SCB registers can only be accessed from privileged mode.

All registers must be accessed with aligned word accesses except for the **FAULTSTAT** and **SYSPRI1-SYSPRI3** registers, which can be accessed with byte or aligned halfword or word accesses. The processor does not support unaligned accesses to system control block registers.


## Register 18: CPU ID Base (CPUID), offset 0xD00

**Note:** This register can only be accessed from privileged mode.

The **CPUID** register contains the ARM® Cortex<sup>™</sup>-M3 processor part number, version, and implementation information.

#### CPU ID Base (CPUID)

Base 0xE000.E000 Offset 0xD00 Type RO, reset 0x410F.C231



Bit/Field	Name	Туре	Reset	Description
31:24	IMP	R0	0x41	Implementer Code
				Value Description
				0x41 ARM
23:20	VAR	RO	0x0	Variant Number
				Value Description
				0x0 The rn value in the rnpn product revision identifier, for example, the 0 in r0p1.
19:16	CON	RO	0xF	Constant
				Value Description
				0xF Always reads as 0xF.
15:4	PARTNO	RO	0xC23	Part Number
				Value Description
				0xC23 Cortex-M3 processor.
3:0	REV	RO	0x1	Revision Number
				Value Description

Ox1 The pn value in the rnpn product revision identifier, for example, the 1 in r0p1.

### Register 19: Interrupt Control and State (INTCTRL), offset 0xD04

**Note:** This register can only be accessed from privileged mode.

The **INCTRL** register provides a set-pending bit for the NMI exception, and set-pending and clear-pending bits for the PendSV and SysTick exceptions. In addition, bits in this register indicate the exception number of the exception being processed, whether there are preempted active exceptions, the exception number of the highest priority pending exception, and whether any interrupts are pending.


When writing to **INCTRL**, the effect is unpredictable when writing a 1 to both the PENDSV and UNPENDSV bits, or writing a 1 to both the PENDSTSET and PENDSTCLR bits.

#### Interrupt Control and State (INTCTRL)

Base 0xE000.E000 Offset 0xD04

28

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31	NMISET	R/W	0	NMI Set Pendin

R/W

n

#### Value Description

- On a read, indicates an NMI exception is not pending. On a write, no effect.
- On a read, indicates an NMI exception is pending.
   On a write, changes the NMI exception state to pending.

Because NMI is the highest-priority exception, normally the processor enters the NMI exception handler as soon as it registers the setting of this bit, and clears this bit on entering the interrupt handler. A read of this bit by the NMI exception handler returns 1 only if the NMI signal is reasserted while the processor is executing that handler.

30:29	reserved	RO	0x0

**PENDSV** 

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

#### PendSV Set Pending

#### Value Description

- On a read, indicates a PendSV exception is not pending.
   On a write, no effect.
- On a read, indicates a PendSV exception is pending.
   On a write, changes the PendSV exception state to pending.

Setting this bit is the only way to set the PendSV exception state to pending. This bit is cleared by writing a 1 to the  ${\tt UNPENDSV}$  bit.

Bit/Field	Name	Туре	Reset	Description
27	UNPENDSV	WO	0	PendSV Clear Pending
				Value Description
				0 On a write, no effect.
				On a write, removes the pending state from the PendSV exception.
				This bit is write only; on a register read, its value is unknown.
26	PENDSTSET	R/W	0	SysTick Set Pending
				Value Description
				<ul> <li>On a read, indicates a SysTick exception is not pending.</li> <li>On a write, no effect.</li> </ul>
				1 On a read, indicates a SysTick exception is pending.
				On a write, changes the SysTick exception state to pending.
				This bit is cleared by writing a 1 to the PENDSTCLR bit.
25	PENDSTCLR	WO	0	SysTick Clear Pending
				Value Description
				0 On a write, no effect.
				On a write, removes the pending state from the SysTick exception.
				This bit is write only; on a register read, its value is unknown.
24	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23	ISRPRE	RO	0	Debug Interrupt Handling
				Value Description
				0 The release from halt does not take an interrupt.
				1 The release from halt takes an interrupt.
				This bit is only meaningful in Debug mode and reads as zero when the processor is not in Debug mode.
22	ISRPEND	RO	0	Interrupt Pending
				Value Description
				0 No interrupt is pending.
				1 An interrupt is pending.
				This bit provides status for all interrupts excluding NMI and Faults.
21:18	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
17:12	VECPEND	RO	0x00	Interrupt Pending Vector Number  This field contains the exception number of the highest priority pending enabled exception. The value indicated by this field includes the effect of the BASEPRI and FAULTMASK registers, but not any effect of the PRIMASK register.
				Value Description
				0x00 No exceptions are pending
				0x01 Reserved
				0x02 NMI
				0x03 Hard fault
				0x04 Memory management fault
				0x05 Bus fault
				0x06 Usage fault
				0x07-0x0A Reserved
				0x0B SVCall
				0x0C Reserved for Debug
				0x0D Reserved
				0x0E PendSV
				0x0F SysTick
				0x10 Interrupt Vector 0
				0x11 Interrupt Vector 1
				0x2D Interrupt Vector 29
				0x2E-0x3F Reserved
				5.22 5.65 1.655.153
11	RETBASE	RO	0	Return to Base
				Value Description
				O There are preempted active exceptions to execute.
				1 There are no active exceptions, or the currently executing exception is the only active exception.
				This bit provides status for all interrupts excluding NMI and Faults. This bit only has meaning if the processor is currently executing an ISR (the Interrupt Program Status (IPSR) register is non-zero).
10:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:0	VECACT	RO	0x00	Interrupt Pending Vector Number
				This field contains the active exception number. The exception numbers can be found in the description for the VECPEND field. If this field is clear, the processor is in Thread mode. This field contains the same value as the ISRNUM field in the <b>IPSR</b> register.
				Subtract 16 from this value to obtain the IRQ number required to index into the Interrupt Set Enable (ENn), Interrupt Clear Enable (DISn), Interrupt Set Pending (PENDn), Interrupt Clear Pending (UNPENDn), and Interrupt Priority (PRIn) registers (see page 48).

November 17, 2011 97


## Register 20: Vector Table Offset (VTABLE), offset 0xD08

**Note:** This register can only be accessed from privileged mode.

The **VTABLE** register indicates the offset of the vector table base address from memory address 0x0000.0000.

Vector Table Offset (VTABLE)

Base 0xE000.E000 Offset 0xD08 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:30	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
29	BASE	R/W	0	Vector Table Base
				<ul> <li>Value Description</li> <li>The vector table is in the code memory region.</li> <li>The vector table is in the SRAM memory region.</li> </ul>
28:8	OFFSET	R/W	0x000.00	Vector Table Offset  When configuring the OFFSET field, the offset must be aligned to the number of exception entries in the vector table. Because there are 29 interrupts, the offset must be aligned on a 256-byte boundary.
7:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

### Register 21: Application Interrupt and Reset Control (APINT), offset 0xD0C

Note: This register can only be accessed from privileged mode.

The **APINT** register provides priority grouping control for the exception model, endian status for data accesses, and reset control of the system. To write to this register, 0x05FA must be written to the VECTKEY field, otherwise the write is ignored.

The PRIGROUP field indicates the position of the binary point that splits the INTx fields in the **Interrupt Priority (PRIx)** registers into separate group priority and subpriority fields. Table 3-3 on page 99 shows how the PRIGROUP value controls this split. The bit numbers in the Group Priority Field and Subpriority Field columns in the table refer to the bits in the INTA field. For the INTB field, the corresponding bits are 15:13; for INTC, 23:21; and for INTD, 31:29.

**Note:** Determining preemption of an exception uses only the group priority field.

Table 3-3. Interrupt Priority Levels


PRIGROUP Bit Field	Binary Point <sup>a</sup>	Group Priority Field	•	Group Priorities	Subpriorities
0x0 - 0x4	bxxx.	[7:5]	None	8	1
0x5	bxx.y	[7:6]	[5]	4	2
0x6	bx.yy	[7]	[6:5]	2	4
0x7	b.yyy	None	[7:5]	1	8

a. INTx field showing the binary point. An x denotes a group priority field bit, and a y denotes a subpriority field bit.

#### Application Interrupt and Reset Control (APINT)

Base 0xE000.E000 Offset 0xD0C

Type R/W, reset 0xFA05.0000



Bit/Field	Name	Type	Reset	Description
31:16	VECTKEY	R/W	0xFA05	Register Key
				This field is used to guard against accidental writes to this register. 0x05FA must be written to this field in order to change the bits in this register. On a read, 0xFA05 is returned.
15	ENDIANESS	RO	0	Data Endianess
				The Stellaris implementation uses only little-endian mode so this is cleared to $0. \  \  $
14:11	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
10:8	PRIGROUP	R/W	0x0	Interrupt Priority Grouping  This field determines the split of group priority from subpriority (see Table 3-3 on page 99 for more information).
7:3	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	SYSRESREQ	WO	0	System Reset Request
				Value Description
				0 No effect.
				1 Resets the core and all on-chip peripherals except the Debug interface.
				This bit is automatically cleared during the reset of the core and reads as 0.
1	VECTCLRACT	WO	0	Clear Active NMI / Fault
				This bit is reserved for Debug use and reads as 0. This bit must be written as a 0, otherwise behavior is unpredictable.
0	VECTRESET	WO	0	System Reset  This bit is reserved for Debug use and reads as 0. This bit must be written as a 0, otherwise behavior is unpredictable.

## Register 22: System Control (SYSCTRL), offset 0xD10

**Note:** This register can only be accessed from privileged mode.

The SYSCTRL register controls features of entry to and exit from low-power state.

#### System Control (SYSCTRL)

Base 0xE000.E000

31:5

2

reserved

**SLEEPDEEP** 

RO

R/W

0x0000.00

Offset 0xD10 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'	ı	1		1		rese	erved			1		•		
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		1		reserved						SEVONPEND	reserved	SLEEPDEEP	SLEEPEXIT	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	R/W	R/W	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ne	Reset	Des	cription							

				compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SEVONPEND	R/W	0	Wake Up on Pending

### Value Description

Only enabled interrupts or events can wake up the processor; disabled interrupts are excluded.

Software should not rely on the value of a reserved bit. To provide

Enabled events and all interrupts, including disabled interrupts, can wake up the processor.

When an event or interrupt enters the pending state, the event signal wakes up the processor from  $\mathtt{WFE}.$  If the processor is not waiting for an event, the event is registered and affects the next WFE.

The processor also wakes up on execution of a SEV instruction or an external event.

3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide
				compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

#### Value Description

Deep Sleep Enable

- Use Sleep mode as the low power mode.
- Use Deep-sleep mode as the low power mode.

Bit/Field	Name	Туре	Reset	Description
1	SLEEPEXIT	R/W	0	Sleep on ISR Exit
				Value Description
				When returning from Handler mode to Thread mode, do not sleep when returning to Thread mode.
				When returning from Handler mode to Thread mode, enter sleep or deep sleep on return from an ISR.
				Setting this bit enables an interrupt-driven application to avoid returning to an empty main application.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

## Register 23: Configuration and Control (CFGCTRL), offset 0xD14


Note: This register can only be accessed from privileged mode.

The **CFGCTRL** register controls entry to Thread mode and enables: the handlers for NMI, hard fault and faults escalated by the **FAULTMASK** register to ignore bus faults; trapping of divide by zero and unaligned accesses; and access to the **SWTRIG** register by unprivileged software (see page 93).

### Configuration and Control (CFGCTRL)

Base 0xE000.E000 Offset 0xD14

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:10	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	STKALIGN	R/W	0	Stack Alignment on Exception Entry
				Value Description
				0 The stack is 4-byte aligned.
				1 The stack is 8-byte aligned.
				On exception entry, the processor uses bit 9 of the stacked <b>PSR</b> to indicate the stack alignment. On return from the exception, it uses this stacked bit to restore the correct stack alignment.
8	BFHFNMIGN	R/W	0	Ignore Bus Fault in NMI and Fault
				This bit enables handlers with priority -1 or -2 to ignore data bus faults caused by load and store instructions. The setting of this bit applies to the hard fault, NMI, and <b>FAULTMASK</b> escalated handlers.
				Value Description
				0 Data bus faults caused by load and store instructions cause a lock-up.
				1 Handlers running at priority -1 and -2 ignore data bus faults caused by load and store instructions.
				Set this bit only when the handler and its data are in absolutely safe memory. The normal use of this bit is to probe system devices and bridges to detect control path problems and fix them.
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
4	DIV0	R/W	0	Trap on Divide by 0  This bit enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0.
				Value Description
				O Do not trap on divide by 0. A divide by zero returns a quotient of 0.
				1 Trap on divide by 0.
3	UNALIGNED	R/W	0	Trap on Unaligned Access
				Value Description
				0 Do not trap on unaligned halfword and word accesses.
				1 Trap on unaligned halfword and word accesses. An unaligned access generates a usage fault.
				Unaligned LDM, STM, LDRD, and STRD instructions always fault regardless of whether <code>UNALIGNED</code> is set.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	MAINPEND	R/W	0	Allow Main Interrupt Trigger
				Value Description
				0 Disables unprivileged software access to the <b>SWTRIG</b> register.
				1 Enables unprivileged software access to the <b>SWTRIG</b> register (see page 93).
0	BASETHR	R/W	0	Thread State Control
				Value Description
				The processor can enter Thread mode only when no exception is active.
				The processor can enter Thread mode from any level under the control of an EXC_RETURN value (see "Exception Return" on page 70 for more information).

### Register 24: System Handler Priority 1 (SYSPRI1), offset 0xD18


**Note:** This register can only be accessed from privileged mode.

The **SYSPRI1** register configures the priority level, 0 to 7 of the usage fault and bus fault exception handlers. This register is byte-accessible.

System Handler Priority 1 (SYSPRI1)

Base 0xE000.E000 Offset 0xD18

Type R/W, reset 0x0000.0000



This field configures the priority level of the bus fault. Configurable priority values are in the range 0-7, with lower values having higher priority.

12:0 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be

preserved across a read-modify-write operation.

## Register 25: System Handler Priority 2 (SYSPRI2), offset 0xD1C


Note: This register can only be accessed from privileged mode.

The SYSPRI2 register configures the priority level, 0 to 7 of the SVCall handler. This register is byte-accessible.

System Handler Priority 2 (SYSPRI2)

Base 0xE000.E000

Offset 0xD1C Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:29	SVC	R/W	0x0	SVCall Priority
				This field configures the priority level of SVCall. Configurable priority values are in the range 0-7, with lower values having higher priority.
28:0	reserved	RO	0x000.0000	Software should not rely on the value of a reserved bit. To provide

compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

## Register 26: System Handler Priority 3 (SYSPRI3), offset 0xD20

Note: This register can only be accessed from privileged mode.

The SYSPRI3 register configures the priority level, 0 to 7 of the SysTick exception and PendSV handlers. This register is byte-accessible.

#### System Handler Priority 3 (SYSPRI3)

4:0

Base 0xE000.E000 Offset 0xD20 Type R/W, reset 0x0000.0000

Type	10,44, 103	et oxoood	7.0000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		TICK	ı			reserved	' '		PENDSV				reserved				
Туре	R/W	R/W	R/W	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		•	•	rese	rved					DEBUG	•			reserved			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Reset	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription								
	31:29 TICK R/				W	0x0	Svs	Tick Exc	eption P	rioritv							
This field conf Configurable phaving higher					nfigures priority	the prior values a	•	,		•							
	28:24 reserved		/ed	R	0	0x0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	23:21		PEND	SV	R/	W	0x0	Pen	dSV Pri	ority							
										•		•		SV. Confi having h	_		
	20:8 reserved		R	0	0x000	Software should not rely on the value of a reserved lead to compatibility with future products, the value of a reserved across a read-modify-write operation.			a reserve	•							
	7:5		DEBU	JG	R/	W	0x0	Deb	ug Prior	ity							
														g. Configi having h			

RO

reserved

0x0.0000

Software should not rely on the value of a reserved bit. To provide

preserved across a read-modify-write operation.

compatibility with future products, the value of a reserved bit should be

### Register 27: System Handler Control and State (SYSHNDCTRL), offset 0xD24

**Note:** This register can only be accessed from privileged mode.

The **SYSHNDCTRL** register enables the system handlers, and indicates the pending status of the usage fault, bus fault, memory management fault, and SVC exceptions as well as the active status of the system handlers.

If a system handler is disabled and the corresponding fault occurs, the processor treats the fault as a hard fault.

This register can be modified to change the pending or active status of system exceptions. An OS kernel can write to the active bits to perform a context switch that changes the current exception type.

Caution – Software that changes the value of an active bit in this register without correct adjustment to the stacked content can cause the processor to generate a fault exception. Ensure software that writes to this register retains and subsequently restores the current active status.


If the value of a bit in this register must be modified after enabling the system handlers, a read-modify-write procedure must be used to ensure that only the required bit is modified.

#### System Handler Control and State (SYSHNDCTRL)

Base 0xE000.E000

Offset 0xD24

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:19	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
18	USAGE	R/W	0	Usage Fault Enable
				Value Description
				0 Disables the usage fault exception.
				1 Enables the usage fault exception.
17	BUS	R/W	0	Bus Fault Enable
				Value Description
				0 Disables the bus fault exception.

Enables the bus fault exception.

Bit/Field	Name	Туре	Reset	Description
16	MEM	R/W	0	Memory Management Fault Enable
				Value Description
				0 Disables the memory management fault exception.
				1 Enables the memory management fault exception.
15	SVC	R/W	0	SVC Call Pending
				Value Description
				0 An SVC call exception is not pending.
				1 An SVC call exception is pending.
				This bit can be modified to change the pending status of the SVC call exception.
14	BUSP	R/W	0	Bus Fault Pending
				Value Description
				0 A bus fault exception is not pending.
				1 A bus fault exception is pending.
				This bit can be modified to change the pending status of the bus fault exception.
13	MEMP	R/W	0	Memory Management Fault Pending
				Value Description
				O A memory management fault exception is not pending.
				1 A memory management fault exception is pending.
				This bit can be modified to change the pending status of the memory management fault exception.
12	USAGEP	R/W	0	Usage Fault Pending
				Value Description
				0 A usage fault exception is not pending.
				1 A usage fault exception is pending.
				This bit can be modified to change the pending status of the usage fault exception.
11	TICK	R/W	0	SysTick Exception Active
				Value Description
				0 A SysTick exception is not active.
				1 A SysTick exception is active.
				This bit can be modified to change the active status of the SysTick exception, however, see the Caution above before setting this bit.

November 17, 2011 109

Bit/Field	Name	Туре	Reset	Description
10	PNDSV	R/W	0	PendSV Exception Active
				Value Description
				0 A PendSV exception is not active.
				1 A PendSV exception is active.
				This bit can be modified to change the active status of the PendSV exception, however, see the Caution above before setting this bit.
9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	MON	R/W	0	Debug Monitor Active
				Value Description
				0 The Debug monitor is not active.
				1 The Debug monitor is active.
7	SVCA	R/W	0	SVC Call Active
				Value Description
				0 SVC call is not active.
				1 SVC call is active.
				This bit can be modified to change the active status of the SVC call exception, however, see the Caution above before setting this bit.
6:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	USGA	R/W	0	Usage Fault Active
				Value Description
				0 Usage fault is not active.
				1 Usage fault is active.
				This bit can be modified to change the active status of the usage fault exception, however, see the Caution above before setting this bit.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BUSA	R/W	0	Bus Fault Active
				Value Description
				0 Bus fault is not active.
				1 Bus fault is active.
				This bit can be modified to change the active status of the bus fault exception, however, see the Caution above before setting this bit.

Bit/Field	Name	Туре	Reset	Description
0	MEMA	R/W	0	Memory Management Fault Active
				Value Description  0 Memory management fault is not active.  1 Memory management fault is active.  This bit can be modified to change the active status of the memory
				management fault exception, however, see the Caution above before setting this bit.

## Register 28: Configurable Fault Status (FAULTSTAT), offset 0xD28

**Note:** This register can only be accessed from privileged mode.

The **FAULTSTAT** register indicates the cause of a memory management fault, bus fault, or usage fault. Each of these functions is assigned to a subregister as follows:

- Usage Fault Status (UFAULTSTAT), bits 31:16
- Bus Fault Status (BFAULTSTAT), bits 15:8
- Memory Management Fault Status (MFAULTSTAT), bits 7:0

FAULTSTAT is byte accessible. FAULTSTAT or its subregisters can be accessed as follows:

- The complete **FAULTSTAT** register, with a word access to offset 0xD28
- The **MFAULTSTAT**, with a byte access to offset 0xD28
- The MFAULTSTAT and BFAULTSTAT, with a halfword access to offset 0xD28
- The **BFAULTSTAT**, with a byte access to offset 0xD29
- The **UFAULTSTAT**, with a halfword access to offset 0xD2A

Bits are cleared by writing a 1 to them.

In a fault handler, the true faulting address can be determined by:


- Read and save the Memory Management Fault Address (MMADDR) or Bus Fault Address (FAULTADDR) value.
- 2. Read the MMARV bit in **MFAULTSTAT**, or the BFARV bit in **BFAULTSTAT** to determine if the **MMADDR** or **FAULTADDR** contents are valid.

Software must follow this sequence because another higher priority exception might change the **MMADDR** or **FAULTADDR** value. For example, if a higher priority handler preempts the current fault handler, the other fault might change the **MMADDR** or **FAULTADDR** value.

#### Configurable Fault Status (FAULTSTAT)

Base 0xE000.E000 Offset 0xD28

Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
25	DIV0	R/W1C	0	Divide-by-Zero Usage Fault
				Value Description
				No divide-by-zero fault has occurred, or divide-by-zero trapping is not enabled.
				1 The processor has executed an SDIV or UDIV instruction with a divisor of 0.
				When this bit is set, the <b>PC</b> value stacked for the exception return points to the instruction that performed the divide by zero.
				Trapping on divide-by-zero is enabled by setting the DIV0 bit in the Configuration and Control (CFGCTRL) register (see page 103).
				This bit is cleared by writing a 1 to it.
24	UNALIGN	R/W1C	0	Unaligned Access Usage Fault
				Value Description
				No unaligned access fault has occurred, or unaligned access trapping is not enabled.
				1 The processor has made an unaligned memory access.
				Unaligned LDM, STM, LDRD, and STRD instructions always fault regardless of the configuration of this bit.
				Trapping on unaligned access is enabled by setting the UNALIGNED bit in the CFGCTRL register (see page 103).
				This bit is cleared by writing a 1 to it.
23:20	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	NOCP	R/W1C	0	No Coprocessor Usage Fault
				Value Description
				O A usage fault has not been caused by attempting to access a coprocessor.
				1 The processor has attempted to access a coprocessor.
				This bit is cleared by writing a 1 to it.
18	INVPC	R/W1C	0	Invalid PC Load Usage Fault
				Value Description
				O A usage fault has not been caused by attempting to load an invalid PC value.
				The processor has attempted an illegal load of EXC_RETURN to the PC as a result of an invalid context or an invalid EXC_RETURN value.
				When this bit is set, the <b>PC</b> value stacked for the exception return points to the instruction that tried to perform the illegal load of the <b>PC</b> .
				This bit is cleared by writing a 1 to it.

November 17, 2011 113

Bit/Field	Name	Туре	Reset	Description
17	INVSTAT	R/W1C	0	Invalid State Usage Fault
				Value Description
				O A usage fault has not been caused by an invalid state.
				1 The processor has attempted to execute an instruction that makes illegal use of the EPSR register.
				When this bit is set, the <b>PC</b> value stacked for the exception return points to the instruction that attempted the illegal use of the <b>Execution Program Status Register (EPSR)</b> register.
				This bit is not set if an undefined instruction uses the <b>EPSR</b> register.
				This bit is cleared by writing a 1 to it.
16	UNDEF	R/W1C	0	Undefined Instruction Usage Fault
				Value Description
				0 A usage fault has not been caused by an undefined instruction.
				1 The processor has attempted to execute an undefined instruction.
				When this bit is set, the <b>PC</b> value stacked for the exception return points to the undefined instruction.
				An undefined instruction is an instruction that the processor cannot decode.
				This bit is cleared by writing a 1 to it.
15	BFARV	R/W1C	0	Bus Fault Address Register Valid
				Value Description
				The value in the Bus Fault Address (FAULTADDR) register is not a valid fault address.
				1 The <b>FAULTADDR</b> register is holding a valid fault address.
				This bit is set after a bus fault, where the address is known. Other faults can clear this bit, such as a memory management fault occurring later.
				If a bus fault occurs and is escalated to a hard fault because of priority, the hard fault handler must clear this bit. This action prevents problems if returning to a stacked active bus fault handler whose <b>FAULTADDR</b> register value has been overwritten.
				This bit is cleared by writing a 1 to it.
14:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
12	BSTKE	R/W1C	0	Stack Bus Fault
11	BUSTKE	R/W1C	0	Value Description  No bus fault has occurred on stacking for exception entry.  Stacking for an exception entry has caused one or more bus faults.  When this bit is set, the SP is still adjusted but the values in the context area on the stack might be incorrect. A fault address is not written to the FAULTADDR register.  This bit is cleared by writing a 1 to it.  Unstack Bus Fault
				<ul> <li>Value Description</li> <li>No bus fault has occurred on unstacking for a return from exception.</li> <li>Unstacking for a return from exception has caused one or more bus faults.</li> <li>This fault is chained to the handler. Thus, when this bit is set, the original return stack is still present. The SP is not adjusted from the failing return, a new save is not performed, and a fault address is not written to the FAULTADDR register.</li> <li>This bit is cleared by writing a 1 to it.</li> </ul>
10	IMPRE	R/W1C	0	Value Description  O An imprecise data bus error has not occurred.  A data bus error has occurred, but the return address in the stack frame is not related to the instruction that caused the error.  When this bit is set, a fault address is not written to the FAULTADDR register.  This fault is asynchronous. Therefore, if the fault is detected when the priority of the current process is higher than the bus fault priority, the bus fault becomes pending and becomes active only when the processor returns from all higher-priority processes. If a precise fault occurs before the processor enters the handler for the imprecise bus fault, the handler detects that both the IMPRE bit is set and one of the precise fault status bits is set.  This bit is cleared by writing a 1 to it.
9	PRECISE	R/W1C	0	Precise Data Bus Error  Value Description  O A precise data bus error has not occurred.  1 A data bus error has occurred, and the PC value stacked for the exception return points to the instruction that caused the fault.  When this bit is set, the fault address is written to the FAULTADDR register.

November 17, 2011 115

This bit is cleared by writing a 1 to it.

Bit/Field	Name	Туре	Reset	Description
8	IBUS	R/W1C	0	Instruction Bus Error
				Value Description
				O An instruction bus error has not occurred.
				1 An instruction bus error has occurred.
				The processor detects the instruction bus error on prefetching an instruction, but sets this bit only if it attempts to issue the faulting instruction.
				When this bit is set, a fault address is not written to the <b>FAULTADDR</b> register.
				This bit is cleared by writing a 1 to it.
7	MMARV	R/W1C	0	Memory Management Fault Address Register Valid
				Value Description
				The value in the Memory Management Fault Address (MMADDR) register is not a valid fault address.
				1 The <b>MMADDR</b> register is holding a valid fault address.
				If a memory management fault occurs and is escalated to a hard fault because of priority, the hard fault handler must clear this bit. This action prevents problems if returning to a stacked active memory management fault handler whose <b>MMADDR</b> register value has been overwritten.
				This bit is cleared by writing a 1 to it.
6:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	IERR	R/W1C	0	Instruction Access Violation
				Value Description
				O An instruction access violation has not occurred.
				1 The processor attempted an instruction fetch from a location that does not permit execution.
				This fault occurs on any access to an XN region.
				When this bit is set, the <b>PC</b> value stacked for the exception return points to the faulting instruction and the address of the attempted access is not written to the <b>MMADDR</b> register.

This bit is cleared by writing a 1 to it.

# Register 29: Hard Fault Status (HFAULTSTAT), offset 0xD2C

**Note:** This register can only be accessed from privileged mode.

The **HFAULTSTAT** register gives information about events that activate the hard fault handler.

Bits are cleared by writing a 1 to them.

Hard Fault Status (HFAULTSTAT)

Base 0xE000.E000

0

Offset 0xD2C Type R/W1C, reset 0x0000.0000

	DBG	FORCED							rese	rved						
Type Reset	R/W1C 0	R/W1C 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		т т	1		ı	ı	reser	ved	ı		T	ı	ı	1	VECT	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	RO 0
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31		DBC	3	R/V	V1C	0	Deb	ug Even	t						
									bit is reservise be			_	nis bit mı	ust be w	ritten as	a 0,
	30		FORC	ED	R/V	V1C	0	Ford	ced Hard	Fault						
								Valı	ue Desc	ription						
								0	No fo	rced ha	rd fault h	nas occu	rred.			
								1	with o	configura	able prio		annot be		calation o d, either b	
												fault har		st read t	the other	fault
								This	bit is cle	eared by	writing	a 1 to it.				
	29:2		reser	ved	R	0	0x00	com	patibility	with fut	ure prod		value of	a reser	t. To prov	
	1		VEC	т	R/V	V1C	0	Vec	tor Table	Read F	ault					
								Vali	ue Desc	ription						
								0	No b	us fault l	has occi	urred on	a vector	table re	ad.	

RO

0

reserved

A bus fault occurred on a vector table read.

When this bit is set, the PC value stacked for the exception return points

Software should not rely on the value of a reserved bit. To provide

compatibility with future products, the value of a reserved bit should be

This error is always handled by the hard fault handler.

to the instruction that was preempted by the exception.

preserved across a read-modify-write operation.

This bit is cleared by writing a 1 to it.


## Register 30: Memory Management Fault Address (MMADDR), offset 0xD34

**Note:** This register can only be accessed from privileged mode.

The MMADDR register contains the address of the location that generated a memory management fault. When an unaligned access faults, the address in the MMADDR register is the actual address that faulted. Because a single read or write instruction can be split into multiple aligned accesses, the fault address can be any address in the range of the requested access size. Bits in the Memory Management Fault Status (MFAULTSTAT) register indicate the cause of the fault and whether the value in the MMADDR register is valid (see page 112).

Memory Management Fault Address (MMADDR)

Base 0xE000.E000 Offset 0xD34 Type R/W, reset -



When the MMARV bit of **MFAULTSTAT** is set, this field holds the address of the location that generated the memory management fault.


## Register 31: Bus Fault Address (FAULTADDR), offset 0xD38

Note: This register can only be accessed from privileged mode.

The **FAULTADDR** register contains the address of the location that generated a bus fault. When an unaligned access faults, the address in the **FAULTADDR** register is the one requested by the instruction, even if it is not the address of the fault. Bits in the **Bus Fault Status (BFAULTSTAT)** register indicate the cause of the fault and whether the value in the **FAULTADDR** register is valid (see page 112).

#### Bus Fault Address (FAULTADDR)

Base 0xE000.E000 Offset 0xD38 Type R/W, reset -



Bit/Field	Name	Type	Reset	Description
31:0	ADDR	R/W	-	Fault Address

When the  ${\tt FAULTADDRV}$  bit of BFAULTSTAT is set, this field holds the address of the location that generated the bus fault.

# 4 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Stellaris JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Stellaris JTAG instructions select the Stellaris TDO outputs. The multiplexer is controlled by the Stellaris JTAG controller, which has comprehensive programming for the ARM, Stellaris, and unimplemented JTAG instructions.


The Stellaris JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
- ARM additional instructions: APACC, DPACC and ABORT
- Integrated ARM Serial Wire Debug (SWD)

See the ARM® Debug Interface V5 Architecture Specification for more information on the ARM JTAG controller.

## 4.1 Block Diagram

Figure 4-1. JTAG Module Block Diagram



# 4.2 Signal Description

Table 4-1 on page 121, Table 4-2 on page 122 and Table 4-3 on page 122 list the external signals of the JTAG/SWD controller and describe the function of each. The JTAG/SWD controller signals are alternate functions for some GPIO signals, however note that the reset state of the pins is for the JTAG/SWD function. The column in the table below titled "Pin Assignment" lists the GPIO pin placement for the JTAG/SWD controller signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 218) is set to choose the JTAG/SWD function. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 197.

Table 4-1. JTAG\_SWD\_SWO Signals (28SOIC)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
SWCLK	28	I	TTL	JTAG/SWD CLK.
SWDIO	27	I/O	TTL	JTAG TMS and SWDIO.
SWO	25	0	TTL	JTAG TDO and SWO.
TCK	28	I	TTL	JTAG/SWD CLK.
TDI	26	I	TTL	JTAG TDI.
TDO	25	0	TTL	JTAG TDO and SWO.
TMS	27	I/O	TTL	JTAG TMS and SWDIO.
TRST	1	I	TTL	JTAG TRST.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 4-2. JTAG\_SWD\_SWO Signals (48QFP)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
SWCLK	40	I	TTL	JTAG/SWD CLK.
SWDIO	39	I/O	TTL	JTAG TMS and SWDIO.
SWO	37	0	TTL	JTAG TDO and SWO.
TCK	40	I	TTL	JTAG/SWD CLK.
TDI	38	I	TTL	JTAG TDI.
TDO	37	0	TTL	JTAG TDO and SWO.
TMS	39	I/O	TTL	JTAG TMS and SWDIO.
TRST	41	I	TTL	JTAG TRST.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 4-3. JTAG\_SWD\_SWO Signals (48QFN)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
SWCLK	40	I	TTL	JTAG/SWD CLK.
SWDIO	39	I/O	TTL	JTAG TMS and SWDIO.
SWO	37	0	TTL	JTAG TDO and SWO.
TCK	40	I	TTL	JTAG/SWD CLK.
TDI	38	I	TTL	JTAG TDI.
TDO	37	0	TTL	JTAG TDO and SWO.
TMS	39	I/O	TTL	JTAG TMS and SWDIO.
TRST	41	I	TTL	JTAG TRST.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 4.3 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 4-1 on page 121. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 4-5 on page 127 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 407 for JTAG timing diagrams.

## 4.3.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST,TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 4-4 on page 123. Detailed information on each pin follows.

Table 4-4. JTAG Port Pins Reset State

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TRST	Input	Enabled	Disabled	N/A	N/A
TCK	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

## 4.3.1.1 Test Reset Input (TRST)

The TRST pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When TRST is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while TRST is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the TRST pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

## 4.3.1.2 Test Clock Input (TCK)

The  ${ t TCK}$  pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation,  ${ t TCK}$  is driven by a free-running clock with a nominal 50% duty cycle. When necessary,  ${ t TCK}$  can be stopped at 0 or 1 for extended periods of time. While  ${ t TCK}$  is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the  ${ t TCK}$  pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the  ${ t TCK}$  pin is constantly being driven by an external source.

#### 4.3.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 4-2 on page 125.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

## 4.3.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost.

## 4.3.1.5 Test Data Output (TDO)

The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

#### 4.3.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 4-2 on page 125. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR) or the assertion of TRST. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to IEEE Standard 1149.1.




Figure 4-2. Test Access Port State Machine

## 4.3.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 127.

## 4.3.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

## 4.3.4.1 **GPIO** Functionality

When the microcontroller is reset with either a POR or  $\overline{RST}$ , the JTAG port pins default to their JTAG configurations. The default configuration includes enabling the pull-up resistors (setting **GPIOPUR** to 1 for PB7 and PC[3:0]) and enabling the alternate hardware function (setting **GPIOAFSEL** to 1 for PB7 and PC[3:0]) on the JTAG pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply  $\overline{\text{RST}}$  or power-cycle the part.

It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

#### 4.3.4.2 Communication with JTAG/SWD

Because the debug clock and the system clock can be running at different frequencies, care must be taken to maintain reliable communication with the JTAG/SWD interface. In the Capture-DR state, the result of the previous transaction, if any, is returned, together with a 3-bit ACK response. Software should check the ACK response to see if the previous operation has completed before initiating a new transaction. Alternatively, if the system clock is at least 8 times faster than the debug clock (TCK or SWCLK), the previous operation has enough time to complete and the ACK bits do not have to be checked.

## 4.3.4.3 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The switching preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Capture IR, Exit1 IR, Update IR, Run Test Idle, Select DR, Select IR, Capture IR, Exit1 IR, Update IR, Run Test Idle, Select DR, Select IR, and Test-Logic-Reset states.

Stepping through the JTAG TAP Instruction Register (IR) load sequences of the TAP state machine twice without shifting in a new instruction enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the *ARM® Debug Interface V5 Architecture Specification*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

# 4.4 Initialization and Configuration

After a Power-On-Reset or an external reset ( $\overline{\mathtt{RST}}$ ), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins ( $\mathtt{PB7}$  and  $\mathtt{PC[3:0]}$ ) for their alternate function using the **GPIOAFSEL** register. In addition to enabling the alternate functions, any other changes to the GPIO pad configurations on the five JTAG pins ( $\mathtt{PB7}$  and  $\mathtt{PC[3:0]}$ ) should be reverted to their default settings.

# 4.5 Register Descriptions

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

## 4.5.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain connected between the JTAG TDI and TDO pins with a parallel load register. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 4-5 on page 127. A detailed explanation of each instruction, along with its associated Data Register, follows.

Table 4-5. JTAG	Instruction Register	Commands
IR[3:0]	Instruction	Description

IR[3:0]	Instruction	Description
0000	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0001	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0010	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
1000	ABORT	Shifts data into the ARM Debug Port Abort Register.
1010	DPACC	Shifts data into and out of the ARM DP Access Register.
1011	APACC	Shifts data into and out of the ARM AC Access Register.
1110	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
1111	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that $\mathtt{TDI}$ is always connected to $\mathtt{TDO}$ .

#### 4.5.1.1 EXTEST Instruction

The EXTEST instruction is not associated with its own Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows tests to be developed that drive known values out of the controller, which can be used to verify connectivity. While the EXTEST instruction is present in the Instruction Register, the Boundary Scan

Data Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

#### 4.5.1.2 INTEST Instruction

The INTEST instruction is not associated with its own Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the  $\overline{\text{RST}}$  input pin is on the Boundary Scan Data Register chain, it is only observable. While the INTEXT instruction is present in the Instruction Register, the Boundary Scan Data Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

#### 4.5.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 130 for more information.

#### 4.5.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 130 for more information.

## 4.5.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 130 for more information.

## 4.5.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this

register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 130 for more information.

#### 4.5.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between <code>TDI</code> and <code>TDO</code>. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a Power-On-Reset (POR) is asserted, <code>TRST</code> is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 129 for more information.

#### 4.5.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 129 for more information.

## 4.5.2 Data Registers

The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

## 4.5.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 4-3 on page 129. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x1BA0.0477. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.

Figure 4-3. IDCODE Register Format



#### 4.5.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 4-4 on page 130. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS

Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.

## Figure 4-4. BYPASS Register Format

## 4.5.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 4-5 on page 130. Each GPIO pin, starting with a GPIO pin next to the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as can be seen in the figure.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

Figure 4-5. Boundary Scan Register Format

#### 4.5.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the ARM® Debug Interface V5 Architecture Specification.

#### 4.5.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM® Debug Interface V5 Architecture Specification*.

#### 4.5.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM® Debug Interface V5 Architecture Specification*.

# 5 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking to the core and individual peripherals, and handles reset detection and reporting.

# 5.1 Signal Description

Table 5-1 on page 131, Table 5-2 on page 131 and Table 5-3 on page 131 list the external signals of the System Control module and describe the function of each. The NMI signal is the alternate function for and functions as a GPIO after reset. under commit protection and require a special process to be configured as any alternate function or to subsequently return to the GPIO function. The column in the table below titled "Pin Assignment" lists the GPIO pin placement for the NMI signal. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 218) should be set to choose the NMI function. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 197. The remaining signals (with the word "fixed" in the Pin Assignment column) have a fixed pin assignment and function.

Table 5-1. System Control & Clocks Signals (28SOIC)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
OSC0	9	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	10	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
RST	5	I	TTL	System reset input.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 5-2. System Control & Clocks Signals (48QFP)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
OSC0	9	I		Main oscillator crystal input or an external clock reference input.
OSC1	10	0		Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
RST	5	I	TTL	System reset input.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 5-3. System Control & Clocks Signals (48QFN)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
osc0	9	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	10	0		Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
RST	5	I	TTL	System reset input.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# **5.2** Functional Description

The System Control module provides the following capabilities:

- Device identification (see "Device Identification" on page 132)
- Local control, such as reset (see "Reset Control" on page 132), power (see "Power Control" on page 136) and clock control (see "Clock Control" on page 136)
- System control (Run, Sleep, and Deep-Sleep modes); see "System Control" on page 140

## 5.2.1 Device Identification

Several read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, flash size, and other features. See the **DID0**, **DID1**, and **DC0-DC4** registers.

## 5.2.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

#### 5.2.2.1 Reset Sources

The controller has six sources of reset:

- **1.** External reset input pin ( $\overline{RST}$ ) assertion; see "External  $\overline{RST}$  Pin" on page 133.
- 2. Power-on reset (POR); see "Power-On Reset (POR)" on page 133.
- 3. Internal brown-out (BOR) detector; see "Brown-Out Reset (BOR)" on page 134.
- **4.** Software-initiated reset (with the software reset registers); see "Software Reset" on page 135.
- A watchdog timer reset condition violation; see "Watchdog Timer Reset" on page 135.
- **6.** Internal low drop-out (LDO) regulator output.

Table 5-4 provides a summary of results of the various reset operations.

**Table 5-4. Reset Sources** 

Reset Source	Core Reset?	JTAG Reset?	On-Chip Peripherals Reset?
Power-On Reset	Yes	Yes	Yes
RST	Yes	Pin Config Only	Yes
Brown-Out Reset	Yes	No	Yes
Software System Request Reset <sup>a</sup>	Yes	No	Yes
Software Peripheral Reset	No	No	Yes <sup>b</sup>
Watchdog Reset	Yes	No	Yes
LDO Reset	Yes	No	Yes

a. By using the SYSRESREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control (APINT) register

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

**Note:** The main oscillator is used for external resets and power-on resets; the internal oscillator is used during the internal process by internal reset and clock verification circuitry.

b. Programmable on a module-by-module basis using the Software Reset Control Registers.

#### 5.2.2.2 Power-On Reset (POR)

Note: The power-on reset also resets the JTAG controller. An external reset does not.

The internal Power-On Reset (POR) circuit monitors the power supply voltage ( $V_{DD}$ ) and generates a reset signal to all of the internal logic including JTAG when the power supply ramp reaches a threshold value ( $V_{TH}$ ). The microcontroller must be operating within the specified operating parameters when the on-chip power-on reset pulse is complete. The 3.3-V power supply to the microcontroller must reach 3.0 V within 10 msec of  $V_{DD}$  crossing 2.0 V to guarantee proper operation. For applications that require the use of an external reset signal to hold the microcontroller in reset longer than the internal POR, the  $\overline{RST}$  input may be used as discussed in "External  $\overline{RST}$  Pin" on page 133.

The Power-On Reset sequence is as follows:

- 1. The microcontroller waits for internal POR to go inactive.
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.


The internal POR is only active on the initial power-up of the microcontroller. The Power-On Reset timing is shown in Figure 16-6 on page 410.

#### 5.2.2.3 External RST Pin

**Note:** It is recommended that the trace for the  $\overline{RST}$  signal must be kept as short as possible. Be sure to place any components connected to the  $\overline{RST}$  signal as close to the microcontroller as possible.

If the application only uses the internal POR circuit, the  $\overline{\text{RST}}$  input must be connected to the power supply  $(V_{DD})$  through an optional pull-up resistor (0 to 100K  $\Omega$ ) as shown in Figure 5-1 on page 133.

Figure 5-1. Basic RST Configuration




 $R_{PU}$  = 0 to 100 k $\Omega$ 

The external reset pin (RST) resets the microcontroller including the core and all the on-chip peripherals except the JTAG TAP controller (see "JTAG Interface" on page 120). The external reset sequence is as follows:

- 1. The external reset pin ( $\overline{RST}$ ) is asserted for the duration specified by  $T_{MIN}$  and then de-asserted (see "Reset" on page 409).
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

To improve noise immunity and/or to delay reset at power up, the  $\overline{RST}$  input may be connected to an RC network as shown in Figure 5-2 on page 134.

Figure 5-2. External Circuitry to Extend Power-On Reset




 $R_{PU}$  = 1 k $\Omega$  to 100 k $\Omega$ 

 $C_1 = 1 \text{ nF to } 10 \mu\text{F}$ 

If the application requires the use of an external reset switch, Figure 5-3 on page 134 shows the proper circuitry to use.

Figure 5-3. Reset Circuit Controlled by Switch



Typical  $R_{PU} = 10 \text{ k}\Omega$ 

Typical  $R_S = 470 \Omega$ 

 $C_1 = 10 \text{ nF}$ 

The R<sub>PIJ</sub> and C<sub>1</sub> components define the power-on delay.

The external reset timing is shown in Figure 16-5 on page 409.

## 5.2.2.4 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if the power supply  $(V_{DD})$  drops below a brown-out threshold voltage  $(V_{BTH})$ . The circuit is provided to guard against improper operation of logic and peripherals that operate off the power supply voltage  $(V_{DD})$  and not the LDO voltage. If a brown-out condition is detected, the system may generate a controller interrupt or a system reset. The BOR circuit has a digital filter that protects against noise-related detection for the interrupt condition. This feature may be optionally enabled.

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset.

The brown-out reset sequence is as follows:

- **1.** When  $V_{DD}$  drops below  $V_{BTH}$ , an internal BOR condition is set.
- 2. If the BORWT bit in the **PBORCTL** register is set and BORIOR is not set, the BOR condition is resampled, after a delay specified by BORTIM, to determine if the original condition was caused by noise. If the BOR condition is not met the second time, then no further action is taken.
- 3. If the BOR condition exists, an internal reset is asserted.
- **4.** The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.
- **5.** The internal BOR condition is reset after 500 µs to prevent another BOR condition from being set before software has a chance to investigate the original cause.

The internal Brown-Out Reset timing is shown in Figure 16-7 on page 410.

#### 5.2.2.5 Software Reset

Software can reset a specific peripheral or generate a reset to the entire system .

Peripherals can be individually reset by software via three registers that control reset signals to each peripheral (see the **SRCRn** registers). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 140). Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software by setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- **1.** A software system reset is initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- **3.** The internal reset is deasserted and the controller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 16-8 on page 410.

## 5.2.2.6 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. If the timer counts

down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- The internal reset is released and the controller loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The watchdog reset timing is shown in Figure 16-9 on page 411.

### **5.2.2.7** Low Drop-Out (LDO)

A reset can be initiated when the internal low drop-out (LDO) regulator output goes unregulated. This is initially disabled and may be enabled by software. LDO is controlled with the **LDO Power Control (LDOPCTL)** register. The LDO reset sequence is as follows:

- 1. LDO goes unregulated and the LDOARST bit in the LDOARST register is set.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The LDO reset timing is shown in Figure 16-10 on page 411.

## 5.2.3 Power Control

The Stellaris microcontroller provides an integrated LDO regulator that is used to provide power to the majority of the controller's internal logic. For power reduction, the LDO regulator provides software a mechanism to adjust the regulated value, in small increments (VSTEP), over the range of 2.25 V to 2.75 V (inclusive)—or 2.5 V  $\pm$  10%. The adjustment is made by changing the value of the VADJ field in the **LDO Power Control (LDOPCTL)** register.

#### 5.2.4 Clock Control

System control determines the control of clocks in this part.

#### 5.2.4.1 Fundamental Clock Sources

There are multiple clock sources for use in the device:

- Internal Oscillator (IOSC). The internal oscillator is an on-chip clock source. It does not require the use of any external components. The frequency of the internal oscillator is 12 MHz ± 30%.
- Main Oscillator (MOSC). The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSC0 input pin, or an external crystal is connected across the OSC0 input and OSC1 output pins. The crystal value allowed depends on whether the main oscillator is used as the clock reference source to the PLL. If so, the crystal must be one of the supported frequencies between 3.579545 MHz through 8.192 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz and 8.192 MHz. The single-ended clock source range is from DC

through the specified speed of the device. The supported crystals are listed in the XTAL bit field in the **RCC** register (see page 151).

The internal system clock (SysClk), is derived from any of the above sources plus two others: the output of the main internal PLL, and the internal oscillator divided by four (3 MHz  $\pm$  30%). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 8.192 MHz (inclusive). Table 5-5 on page 137 shows how the various clock sources can be used in a system.

**Table 5-5. Clock Source Options** 

Clock Source	Drive PLL?		Used as SysClk?	
Internal Oscillator (12 MHz)	Yes	BYPASS = 0, OSCSRC = 0x1	Yes	BYPASS = 1, OSCSRC = 0x1
Internal Oscillator divide by 4 (3 MHz)	Yes	BYPASS = 0, OSCSRC = 0x2	Yes	BYPASS = 1, OSCSRC = 0x2
Main Oscillator	Yes	BYPASS = $0$ , OSCSRC = $0x0$	Yes	BYPASS = 1, OSCSRC = 0x0


## 5.2.4.2 Clock Configuration

Nearly all of the control for the clocks is provided by the **Run-Mode Clock Configuration (RCC)** register. This register controls the following clock functionality:

- Source of clocks in sleep and deep-sleep modes
- System clock derived from PLL or other clock source
- Enabling/disabling of oscillators and PLL
- Clock divisors
- Crystal input selection

Figure 5-4 on page 137 shows the logic for the main clock tree. The peripheral blocks are driven by the system clock signal and can be individually enabled/disabled.

Figure 5-4. Main Clock Tree



a. These are bit fields within the Run-Mode Clock Configuration (RCC) register.

In the RCC register, the SYSDIV field specifies which divisor is used to generate the system clock from either the PLL output or the oscillator source (depending on how the BYPASS bit in this register is configured). Table 5-6 shows how the SYSDIV encoding affects the system clock frequency,

depending on whether the PLL is used (BYPASS=0) or another clock source is used (BYPASS=1). The divisor is equivalent to the SYSDIV encoding plus 1. For a list of possible clock sources, see Table 5-5 on page 137.

Table 5-6. Possible System Clock Frequencies Using the SYSDIV Field

SYSDIV	Divisor	Frequency (BYPASS=0)	Frequency (BYPASS=1)	StellarisWare Parameter <sup>a</sup>
0x0	/1	reserved	Clock source frequency/2	SYSCTL_SYSDIV_1b
0x1	/2	reserved	Clock source frequency/2	SYSCTL_SYSDIV_2
0x2	/3	reserved	Clock source frequency/3	SYSCTL_SYSDIV_3
0x3	/4	reserved	Clock source frequency/4	SYSCTL_SYSDIV_4
0x4	/5	reserved	Clock source frequency/5	SYSCTL_SYSDIV_5
0x5	/6	reserved	Clock source frequency/6	SYSCTL_SYSDIV_6
0x6	/7	reserved	Clock source frequency/7	SYSCTL_SYSDIV_7
0x7	/8	reserved	Clock source frequency/8	SYSCTL_SYSDIV_8
0x8	/9	reserved	Clock source frequency/9	SYSCTL_SYSDIV_9
0x9	/10	20 MHz	Clock source frequency/10	SYSCTL_SYSDIV_10
0xA	/11	18.18 MHz	Clock source frequency/11	SYSCTL_SYSDIV_11
0xB	/12	16.67 MHz	Clock source frequency/12	SYSCTL_SYSDIV_12
0xC	/13	15.38 MHz	Clock source frequency/13	SYSCTL_SYSDIV_13
0xD	/14	14.29 MHz	Clock source frequency/14	SYSCTL_SYSDIV_14
0xE	/15	13.33 MHz	Clock source frequency/15	SYSCTL_SYSDIV_15
0xF	/16	12.5 MHz (default)	Clock source frequency/16	SYSCTL_SYSDIV_16

a. This parameter is used in functions such as SysCtlClockSet() in the Stellaris Peripheral Driver Library.

## 5.2.4.3 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 8.192 MHz, otherwise, the range of supported crystals is 1 to 8.192 MHz.

The XTAL bit in the **RCC** register (see page 151) describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

## 5.2.4.4 Main PLL Frequency Configuration

The main PLL is disabled by default during power-on reset and is enabled later by software if required. Software configures the main PLL input reference clock source, specifies the output divisor to set the system clock frequency, and enables the main PLL to drive the output.

If the main oscillator provides the clock reference to the main PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL to PLL Translation** (**PLLCFG**) register (see page 154). The internal translation provides a translation within  $\pm$  1% of the targeted PLL VCO frequency.

b. SYSCTL\_SYSDIV\_1 does not set the USESYSDIV bit. As a result, using this parameter without enabling the PLL results in the system clock having the same frequency as the clock source.

The Crystal Value field (XTAL) in the **Run-Mode Clock Configuration (RCC)** register (see page 151) describes the available crystal choices and default programming of the **PLLCFG** register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

#### 5.2.4.5 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the RCC register fields (see page 151).

## 5.2.4.6 PLL Operation

If a PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is T<sub>READY</sub> (see Table 16-7 on page 407). During the relock time, the affected PLL is not usable as a clock reference.

PLL is changed by one of the following:

- Change to the XTAL value in the **RCC** register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the  $T_{READY}$  requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600  $\mu$ s at an 8.192 MHz external oscillator clock). Hardware is provided to keep the PLL from being used as a system clock until the  $T_{READY}$  condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC** register is switched to use the PLL.

If the main PLL is enabled and the system clock is switched to use the PLL in one step, the system control hardware continues to clock the controller from the oscillator selected by the **RCC** register until the main PLL is stable (T<sub>READY</sub> time met), after which it changes to the PLL. Software can use many methods to ensure that the system is clocked from the main PLL, including periodically polling the PLLLRIS bit in the **Raw Interrupt Status** (**RIS**) register, and enabling the PLL Lock interrupt.

#### 5.2.4.7 Clock Verification Timers

There are three identical clock verification circuits that can be enabled though software. The circuit checks the faster clock by a slower clock using timers:

- The main oscillator checks the PLL.
- The main oscillator checks the internal oscillator.
- The internal oscillator divided by 64 checks the main oscillator.

If the verification timer function is enabled and a failure is detected, the main clock tree is immediately switched to a working clock and an interrupt is generated to the controller. Software can then determine the course of action to take. The actual failure indication and clock switching does not clear without a write to the **CLKVCLR** register, an external reset, or a POR reset. The clock verification timers are controlled by the PLLVER, IOSCVER, and MOSCVER bits in the **RCC** register.

## 5.2.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively. The **DC1**, **DC2** and **DC4** registers act as a write mask for the **RCGCn**, **SCGCn**, and **DCGCn** registers.

There are three levels of operation for the device defined as:

- Run Mode. In Run mode, the controller actively executes code. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the RCGCn registers. The system clock can be any of the available clock sources including the PLL.
- Sleep Mode. In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor and the memory subsystem are not clocked and therefore no longer execute code. Sleep mode is entered by the Cortex-M3 core executing a WFI(Wait for Interrupt) instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See "Power Management" on page 72 for more details.
  - Peripherals are clocked that are enabled in the **SCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.
- **Deep-Sleep Mode.** In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the device to Run mode from one of the sleep modes. Deep-Sleep mode is entered by first writing the Deep Sleep Enable bit in the ARM Cortex-M3 NVIC system control register and then executing a WFI instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See "Power Management" on page 72 for more details.

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when auto-clock gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled. When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware will power the PLL down. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration.

Caution – If the Cortex-M3 Debug Access Port (DAP) has been enabled, and the device wakes from a low power sleep or deep-sleep mode, the core may start executing code before all clocks to peripherals have been restored to their run mode configuration. The DAP is usually enabled by software tools accessing the JTAG or SWD interface when debugging or flash programming. If this condition occurs, a Hard Fault is triggered when software accesses a peripheral with an invalid clock.

A software delay loop can be used at the beginning of the interrupt routine that is used to wake up a system from a WFI (Wait For Interrupt) instruction. This stalls the execution of any code that accesses a peripheral register that might cause a fault. This loop can be removed for production software as the DAP is most likely not enabled during normal execution.

Because the DAP is disabled by default (power on reset), the user can also power-cycle the device. The DAP is not enabled unless it is enabled through the JTAG or SWD interface.

# 5.3 Initialization and Configuration

The PLL is configured using direct register writes to the **RCC** register. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the RCC register. This configures the system to run off a "raw" clock source and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- 2. Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN and OEN bits in RCC. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN and OEN bits powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) in RCC and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC.

**Note:** If the BYPASS bit is cleared before the PLL locks, it is possible to render the device unusable.

# 5.4 Register Map

Table 5-7 on page 141 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

**Note:** Spaces in the System Control register space that are not used are reserved for future or internal use. Software should not modify any reserved memory address.

Table 5-7. System Control Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	DID0	RO	-	Device Identification 0	143
0x004	DID1	RO	-	Device Identification 1	158
0x008	DC0	RO	0x0007.0003	Device Capabilities 0	160
0x010	DC1	RO	0x0000.901F	Device Capabilities 1	161
0x014	DC2	RO	0x0303.0011	Device Capabilities 2	162
0x018	DC3	RO	0x8100.03C0	Device Capabilities 3	163
0x01C	DC4	RO	0x0000.0007	Device Capabilities 4	164
0x030	PBORCTL	R/W	0x0000.7FFD	Power-On and Brown-Out Reset Control	145
0x034	LDOPCTL	R/W	0x0000.0000	LDO Power Control	146
0x040	SRCR0	R/W	0x00000000	Software Reset Control 0	177
0x044	SRCR1	R/W	0x00000000	Software Reset Control 1	178
0x048	SRCR2	R/W	0x00000000	Software Reset Control 2	179

Table 5-7. System Control Register Map (continued)

Offset	Name	Type	Reset	Description	See page
0x050	RIS	RO	0x0000.0000	Raw Interrupt Status	147
0x054	IMC	R/W	0x0000.0000	Interrupt Mask Control	148
0x058	MISC	R/W1C	0x0000.0000	Masked Interrupt Status and Clear	149
0x05C	RESC	R/W	-	Reset Cause	150
0x060	RCC	R/W	0x0780.3AC0	Run-Mode Clock Configuration	151
0x064	PLLCFG	RO	-	XTAL to PLL Translation	154
0x100	RCGC0	R/W	0x00000040	Run Mode Clock Gating Control Register 0	165
0x104	RCGC1	R/W	0x00000000	Run Mode Clock Gating Control Register 1	168
0x108	RCGC2	R/W	0x00000000	Run Mode Clock Gating Control Register 2	174
0x110	SCGC0	R/W	0x00000040	Sleep Mode Clock Gating Control Register 0	166
0x114	SCGC1	R/W	0x00000000	Sleep Mode Clock Gating Control Register 1	170
0x118	SCGC2	R/W	0x00000000	Sleep Mode Clock Gating Control Register 2	175
0x120	DCGC0	R/W	0x00000040	Deep Sleep Mode Clock Gating Control Register 0	167
0x124	DCGC1	R/W	0x00000000	Deep Sleep Mode Clock Gating Control Register 1	172
0x128	DCGC2	R/W	0x00000000	Deep Sleep Mode Clock Gating Control Register 2	176
0x144	DSLPCLKCFG	R/W	0x0780.0000	Deep Sleep Clock Configuration	155
0x150	CLKVCLR	R/W	0x0000.0000	Clock Verification Clear	156
0x160	LDOARST	R/W	0x0000.0000	Allow Unregulated LDO to Reset the Part	157

# 5.5 Register Descriptions


All addresses given are relative to the System Control base address of 0x400F.E000.

## Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the microcontroller. Each microcontroller is uniquely identified by the combined values of the CLASS field in the **DID0** register and the PARTNO field in the **DID1** register.

Device Identification 0 (DID0)

Base 0x400F.E000 Offset 0x000 Type RO, reset -



Bit/Field	Name	Type	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30:28	VER	RO	0x0	DID0 Version
				This field defines the $\textbf{DID0}$ register format version. The version number is numeric. The value of the $\mathtt{VER}$ field is encoded as follows:
				Value Description
				0x0 Initial <b>DID0</b> register format definition for Stellaris® Sandstorm-class devices.
27:16	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:8	MAJOR	RO	_	Maior Revision

This field specifies the major revision number of the device. The major revision reflects changes to base layers of the design. The major revision number is indicated in the part number as a letter (A for first revision, B for second, and so on). This field is encoded as follows:

Value Description

0x0 Revision A (initial device)

0x1 Revision B (first base layer revision)

0x2 Revision C (second base layer revision)

and so on.

Bit/Field	Name	Туре	Reset	Description
7:0	MINOR	RO	-	Minor Revision  This field specifies the minor revision number of the device. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:  Value Description  0x0 Initial device, or a major revision update.  0x1 First metal layer change.  0x2 Second metal layer change.  and so on.


#### Register 2: Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Power-On and Brown-Out Reset Control (PBORCTL)

Base 0x400F.E000 Offset 0x030

Type R/W, reset 0x0000.7FFD



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:2	BORTIM	R/W	0x1FFF	BOR Time Delay
				This field specifies the number of internal oscillator clocks delayed before the BOR output is resampled if the BORWT bit is set.
				The width of this field is derived by the t $_{\rm BOR}$ width of 500 $\mu s$ and the internal oscillator (IOSC) frequency of 12 MHz $\pm$ 30%. At +30%, the counter value has to exceed 7,800.
1	BORIOR	R/W	0	BOR Interrupt or Reset
				This bit controls how a BOR event is signaled to the controller. If set, a reset is signaled. Otherwise, an interrupt is signaled.
0	BORWT	R/W	1	BOR Wait and Check for Noise

This bit specifies the response to a brown-out signal assertion if BORIOR is not set.

If BORWT is set to 1 and BORIOR is cleared to 0, the controller waits

If BORWT is set to 1 and BORIOR is cleared to 0, the controller waits BORTIM IOSC periods and resamples the BOR output. If still asserted, a BOR interrupt is signalled. If no longer asserted, the initial assertion is suppressed (attributable to noise).

If  ${\tt BORWT}$  is 0, BOR assertions do not resample the output and any condition is reported immediately if enabled.


### Register 3: LDO Power Control (LDOPCTL), offset 0x034

The  $\mathtt{VADJ}$  field in this register adjusts the on-chip output voltage ( $\mathsf{V}_{\mathsf{OUT}}$ ).

#### LDO Power Control (LDOPCTL)

Base 0x400F.E000 Offset 0x034

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:0	VADJ	R/W	0x0	LDO Output Voltage

This field sets the on-chip output voltage. The programming values for the  $\mathtt{VADJ}$  field are provided below.

Value	$V_{OUT}(V)$
0x00	2.50
0x01	2.45
0x02	2.40
0x03	2.35
0x04	2.30
0x05	2.25
0x06-0x3F	Reserved
0x1B	2.75
0x1C	2.70
0x1D	2.65
0x1E	2.60
0x1F	2.55


### Register 4: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

Raw Interrupt Status (RIS)

Base 0x400F.E000 Offset 0x050

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	PLLLRIS	RO	0	PLL Lock Raw Interrupt Status This bit is set when the PLL T <sub>READY</sub> Timer asserts.
5	CLRIS	RO	0	Current Limit Raw Interrupt Status This bit is set if the LDO's CLE output asserts.
4	IOFRIS	RO	0	Internal Oscillator Fault Raw Interrupt Status This bit is set if an internal oscillator fault is detected.
3	MOFRIS	RO	0	Main Oscillator Fault Raw Interrupt Status This bit is set if a main oscillator fault is detected.
2	LDORIS	RO	0	LDO Power Unregulated Raw Interrupt Status This bit is set if a LDO voltage is unregulated.
1	BORRIS	RO	0	Brown-Out Reset Raw Interrupt Status  This bit is the raw interrupt status for any brown-out conditions. If set, a brown-out condition is currently active. This is an unregistered signal from the brown-out detection circuit. An interrupt is reported if the BORIM bit in the IMC register is set and the BORIOR bit in the PBORCTL register is cleared.
0	PLLFRIS	RO	0	PLL Fault Raw Interrupt Status  This bit is set if a PLL fault is detected (stops oscillating).


## Register 5: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

#### Interrupt Mask Control (IMC)

Base 0x400F.E000

Offset 0x054 Type R/W, reset 0x0000.0000



sei 0 0	0 0	0 0	U	
Bit/Field	Name	Туре	Reset	Description
31:7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	PLLLIM	R/W	0	PLL Lock Interrupt Mask  This bit specifies whether a PLL Lock interrupt is promoted to a controller interrupt. If set, an interrupt is generated if PLLLRIS in <b>RIS</b> is set; otherwise, an interrupt is not generated.
5	CLIM	R/W	0	Current Limit Interrupt Mask  This bit specifies whether a current limit detection is promoted to a controller interrupt. If set, an interrupt is generated if CLRIS is set; otherwise, an interrupt is not generated.
4	IOFIM	R/W	0	Internal Oscillator Fault Interrupt Mask  This bit specifies whether an internal oscillator fault detection is promoted to a controller interrupt. If set, an interrupt is generated if IOFRIS is set; otherwise, an interrupt is not generated.
3	MOFIM	R/W	0	Main Oscillator Fault Interrupt Mask  This bit specifies whether a main oscillator fault detection is promoted to a controller interrupt. If set, an interrupt is generated if MOFRIS is set; otherwise, an interrupt is not generated.
2	LDOIM	R/W	0	LDO Power Unregulated Interrupt Mask  This bit specifies whether an LDO unregulated power situation is promoted to a controller interrupt. If set, an interrupt is generated if LDORIS is set; otherwise, an interrupt is not generated.
1	BORIM	R/W	0	Brown-Out Reset Interrupt Mask  This bit specifies whether a brown-out condition is promoted to a controller interrupt. If set, an interrupt is generated if BORRIS is set; otherwise, an interrupt is not generated.
0	PLLFIM	R/W	0	PLL Fault Interrupt Mask  This bit specifies whether a PLL fault detection is promoted to a controller interrupt. If set, an interrupt is generated if PLLFRIS is set; otherwise, an interrupt is not generated.


## Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058

On a read, this register gives the current masked status value of the corresponding interrupt. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the **RIS** register (see page 147).

Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000

Offset 0x058
Type R/W1C, reset 0x0000.0000




Bit/Field	Name	Туре	Reset	Description
31:7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	PLLLMIS	R/W1C	0	PLL Lock Masked Interrupt Status  This bit is set when the PLL T <sub>READY</sub> timer asserts. The interrupt is cleared by writing a 1 to this bit.
5	CLMIS	R/W1C	0	Current Limit Masked Interrupt Status  This bit is set if the LDO's CLE output asserts. The interrupt is cleared by writing a 1 to this bit.
4	IOFMIS	R/W1C	0	Internal Oscillator Fault Masked Interrupt Status  This bit is set if an internal oscillator fault is detected. The interrupt is cleared by writing a 1 to this bit.
3	MOFMIS	R/W1C	0	Main Oscillator Fault Masked Interrupt Status  This bit is set if a main oscillator fault is detected. The interrupt is cleared by writing a 1 to this bit.
2	LDOMIS	R/W1C	0	LDO Power Unregulated Masked Interrupt Status  This bit is set if LDO power is unregulated. The interrupt is cleared by writing a 1 to this bit.
1	BORMIS	R/W1C	0	BOR Masked Interrupt Status  This bit is the masked interrupt status for any brown-out conditions. If set, a brown-out condition was detected. An interrupt is reported if the BORIM bit in the IMC register is set and the BORIOR bit in the <b>PBORCTL</b> register is cleared. The interrupt is cleared by writing a 1 to this bit.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

### Register 7: Reset Cause (RESC), offset 0x05C

This field specifies the cause of the reset event to software. The reset value is determined by the cause of the reset. When an external reset is the cause (EXT is set), all other reset bits are cleared. However, if the reset is due to any other cause, the remaining bits are sticky, allowing software to see all causes.

#### Reset Cause (RESC)

Base 0x400F.E000 Offset 0x05C Type R/W, reset -



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	LDO	R/W	-	LDO Reset When set, indicates the LDO circuit has lost regulation and has generated a reset event.
4	SW	R/W	-	Software Reset When set, indicates a software reset is the cause of the reset event.
3	WDT	R/W	-	Watchdog Timer Reset When set, indicates a watchdog reset is the cause of the reset event.
2	BOR	R/W	-	Brown-Out Reset When set, indicates a brown-out reset is the cause of the reset event.
1	POR	R/W	-	Power-On Reset When set, indicates a power-on reset is the cause of the reset event.
0	EXT	R/W	-	External Reset When set, indicates an external reset ( $\overline{\tt RST}$ assertion) is the cause of

the reset event.


### Register 8: Run-Mode Clock Configuration (RCC), offset 0x060

This register is defined to provide source control and frequency speed.

Run-Mode Clock Configuration (RCC)

Base 0x400F.E000 Offset 0x060

Type R/W, reset 0x0780.3AC0



	reser	ved	PWRDN	OEN	BYPASS	PLLVER		XT	AL		oso	CSRC	IOSCVER	MOSCVER	IOSCDIS	MOSCDIS
Type Reset	RO 0	RO 0	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1	R/W 0	R/W 1	R/W 1	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:28		reserv	/ed	RO		0x0	Software should no compatibility with fu preserved across a			ure prod	ucts, the	e value o	f a reserv		
	27		ACC	3	R/	W	0	Auto	Clock (	Gating						
								Gati Gati Dee are cont Con	ing Con ing Con p-Sleep used to troller is atrol (RC	trol (SC trol (DC mode (re control the in a slee CGCn) re	GCn) re GCn) re espective the clock op mode egisters a	gisters a gisters i ely). If se s distrib . Otherw are used	and <b>Deep</b> f the con et, the <b>SC</b> uted to the vise, the I when the	e Sleep- o-Sleep-I troller en GCn or I ne periph Run-Mod e controll	Mode Cl ters a S DCGCn erals wh de Clock er enters	leep or registers en the c Gating s a sleep
							The mod		ı register	rs are al	ways us	ed to cor	ntrol the o	clocks in	Run	
													ess pow s unused	er when t	the conti	roller is
	26:23		SYSE	OIV	R/	W	0xF	Syst	tem Clo	ck Diviso	or					
26:23							the l	PLL outp	out or the	e oscillat	or sourc	e (deper	e system nding on l -6 on pag	how the	BYPASS	
								The	PLL VC	O freque	ency is 2	200 MHz	<u>.</u>			
														(see pag e is used		
									e PLL is SYSDIV		ıg used,	the sys	DIV <b>val</b> ı	ie can be	less tha	an
	22		USESY	SDIV	R/	W	0	Ena	ble Syst	em Cloc	k Divide	r				
									•					or the sys		

Use the system clock divider as the source for the system clock. The system clock divider is forced to be used when the PLL is selected as the source.

If the USERCC2 bit in the RCC2 register is set, then the  $\tt SYSDIV2$  field in the RCC2 register is used as the system clock divider rather than the  $\tt SYSDIV$  field in this register.

Bit/Field	Name	Туре	Reset	Description		
21:14	reserved	RO	0	compatibility wi		ue of a reserved bit. To provide ne value of a reserved bit should be te operation.
13	PWRDN	R/W	1	PLL Power Dov	wn	
						N input. The reset value of 1 powers ge 153 for PLL mode control.
12	OEN	R/W	1	PLL Output En	able	
				the driver trans		output driver is enabled. If cleared, of the output. Otherwise, the PLL PLL module.
				Note: Both	PWRDN and OEN mu	st be cleared to run the PLL.
11	BYPASS	R/W	1	PLL Bypass		
				the OSC sourc source. Otherw	e. If set, the clock the	is derived from the PLL output or at drives the system is the OSC ives the system is the PLL output
				See Table 5-6	on page 138 for prog	ramming guidelines.
10	PLLVER	R/W	0	PLL Verification	n	
				timer is enable	d and an interrupt is	timer function. If set, the verification generated if the PLL becomes ion timer is not enabled.
9:6	XTAL	R/W	0xB	Crystal Value		
				•	fies the crystal value is field is provided be	attached to the main oscillator. The elow.
				Value Crystal Using the		ot Crystal Frequency (MHz) Using the PLL
				0x0	1.000	reserved
				0x1	1.8432	reserved
				0x2	2.000	reserved
				0x3	2.4576	reserved
				0x4	3.57	9545 MHz
				0x5	3.6	864 MHz
				0x6		4 MHz
				0x7	4.0	096 MHz
				0x8	4.9	152 MHz
				0x9		5 MHz
				0xA	5	12 MHz
				0xB	6 MHz	(reset value)
				0xC	6.	144 MHz
				0xD	7.3	728 MHz
				0xE		8 MHz
				0xF	8.	192 MHz

Bit/Field	Name	Туре	Reset	Description
5:4	OSCSRC	R/W	0x0	Oscillator Source Selects the input source for the OSC. The values are:
				Value Input Source  0x0 MOSC     Main oscillator (default)  0x1 IOSC     Internal oscillator  0x2 IOSC/4     Internal oscillator / 4 (this is necessary if used as input to PLL)  0x3 reserved
3	IOSCVER	R/W	0	Internal Oscillator Verification Timer  This bit controls the internal oscillator verification timer function. If set, the verification timer is enabled and an interrupt is generated if the timer becomes inoperative. Otherwise, the verification timer is not enabled.
2	MOSCVER	R/W	0	Main Oscillator Verification Timer  This bit controls the main oscillator verification timer function. If set, the verification timer is enabled and an interrupt is generated if the timer becomes inoperative. Otherwise, the verification timer is not enabled.
1	IOSCDIS	R/W	0	Internal Oscillator Disable 0: Internal oscillator (IOSC) is enabled. 1: Internal oscillator is disabled.
0	MOSCDIS	R/W	0	Main Oscillator Disable 0: Main oscillator is enabled (default). 1: Main oscillator is disabled.

**Table 5-8. PLL Mode Control** 

PWRDN	OEN	Mode
1	Х	Power down
0	0	Normal

#### Register 9: XTAL to PLL Translation (PLLCFG), offset 0x064


This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 151).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq \* 
$$(F + 2) / (R + 2)$$

#### XTAL to PLL Translation (PLLCFG)

Base 0x400F.E000 Offset 0x064 Type RO, reset -



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:14	OD	RO	-	PLL OD Value This field specifies the value supplied to the PLL's OD input.  Value Description 0x0 Divide by 1 0x1 Divide by 2 0x2 Divide by 4 0x3 Reserved
13:5	F	RO	-	PLL F Value This field specifies the value supplied to the PLL's F input.
4:0	R	RO	-	PLL R Value  This field specifies the value supplied to the PLL's R input.


## Register 10: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register is used to automatically switch from the main oscillator to the internal oscillator when entering Deep-Sleep mode. The system clock source is the main oscillator by default. When this register is set, the internal oscillator is powered up and the main oscillator is powered down. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode.

Deep Sleep Clock Configuration (DSLPCLKCFG)

Base 0x400F.E000 Offset 0x144

Type R/W, reset 0x0780.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	IOSC	R/W	0	IOSC Clock Source When set, forces IOSC to be clock source during Deep-Sleep (overrides

DSOSCSRC field if set)


## Register 11: Clock Verification Clear (CLKVCLR), offset 0x150

This register is provided as a means of clearing the clock verification circuits by software. Since the clock verification circuits force a known good clock to control the process, the controller is allowed the opportunity to solve the problem and clear the verification fault. This register clears all clock verification faults. To clear a clock verification fault, the VERCLR bit must be set and then cleared by software. This bit is not self-clearing.

#### Clock Verification Clear (CLKVCLR)

Base 0x400F.E000 Offset 0x150

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	VERCLR	R/W	0	Clock Verification Clear
				Clears clock verification faults.


#### Register 12: Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160

This register is provided as a means of allowing the LDO to reset the part if the voltage goes unregulated. Use this register to choose whether to automatically reset the part if the LDO goes unregulated, based on the design tolerance for LDO fluctuation.

Allow Unregulated LDO to Reset the Part (LDOARST)

Base 0x400F.E000

Offset 0x160 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	LDOARST	R/W	0	LDO Reset


When set, allows unregulated LDO output to reset the part.

#### Register 13: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, pin count, and package type. Each microcontroller is uniquely identified by the combined values of the CLASS field in the **DID0** register and the PARTNO field in the **DID1** register.

Device Identification 1 (DID1)

Base 0x400F.E000 Offset 0x004 Type RO, reset -



preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
7:5	TEMP	RO	-	Temperature Range This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description  0x0 Commercial temperature range (0°C to 70°C)  0x1 Industrial temperature range (-40°C to 85°C)  0x2 Extended temperature range (-40°C to 105°C)
4:3	PKG	RO	-	Package Type This field specifies the package type. The value is encoded as follows (all other encodings are reserved):  Value Description 0x0 28-pin SOIC package 0x1 48-pin LQFP package 0x3 48-pin QFN package
2	ROHS	RO	1	RoHS-Compliance This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.
1:0	QUAL	RO	-	Qualification Status  This field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description  0x0 Engineering Sample (unqualified)  0x1 Pilot Production (unqualified)  0x2 Fully Qualified


### Register 14: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

Device Capabilities 0 (DC0)

Base 0x400F.E000 Offset 0x008

Type RO, reset 0x0007.0003



Bit/Field	Name	Type	Reset	Description
31:16	SRAMSZ	RO	0x0007	SRAM Size Indicates the size of the on-chip SRAM memory.  Value Description 0x0007 2 KB of SRAM
15:0	FLASHSZ	RO	0x0003	Flash Size

Indicates the size of the on-chip flash memory.

Value Description
0x0003 8 KB of Flash

## Register 15: Device Capabilities 1 (DC1), offset 0x010

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: PWM, ADC, Watchdog timer, and debug capabilities. This register also indicates the maximum clock frequency and maximum ADC sample rate. The format of this register is consistent with the **RCGC0**, **SCGC0**, and **DCGC0** clock control registers and the **SRCR0** software reset control register.

Device Capabilities 1 (DC1)

Base 0x400F.E000 Offset 0x010

Type RO, reset 0x0000.901F

Type	0.4		.0011	-	0-		e-	0.	0.5	0-				4-	4-	4.5
Г	31	30	29 I	28	27	26	25	24	23	22	21	20	19 1	18	17 I	16
								rese	rved							
Type	RO 0	RO	RO	RO	RO	RO	RO	RO	RO 0	RO	RO	RO	RO	RO	RO	RO
Reset		0	0	0	0	0	0	0	U	0	0	0	0	0	0	0
Г	15 1	14	13 T	12 I	11	10	9	8	7	6	5 I	4	3	2	1 	0
		MINS	YSDIV					reserved				PLL	WDT	SWO	SWD	JTAG
Type Reset	RO 1	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1
110001			· ·	·	Ü		ŭ	ŭ	Ü	ŭ	ŭ	·	·	·	·	·
В	Bit/Field	ield Name Type		Reset	Des	Description										
	31:16		reser	ved	R	0	0	Soft	ware sho	ould not	rely on t	he value	of a res	erved bit	. To prov	/ide
						110							value of operation		ed bit sh	nould be
	15:12		MINSY	SDIV	R	0	0x9	Syst	em Cloc	k Divide	r					
	10.12		WIIIVOT	ODIV	10	0	OXO					or system	m clock.	The rese	et value i	s
								hard	lware-de		t. See th	e <b>RCC</b> r	egister fo			
								Valı	ue Desc	rintion						
								0x9		•	0-MHz c	lock with	n a PLL c	livider of	10	
								OAO	Орос	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	0 1111 12 0	iook mi			10.	
	11:5		reser	ved	R	0	0		Software should not rely on the value of a reserved bit. To							
									compatibility with future products, the value of a reserved bit spreserved across a read-modify-write operation.						ed bit sh	nould be
	4		PL	L	R	0	1	PLL	PLL Present							
									When set, indicates that the on-chip Phase Locked Loop (PLL) is							
								pres	ent.							
	3		WD	Т	R	0	1	Wate	chdog Ti	mer Pre	sent					
								When set, indicates that a watchdog timer is present.								
	2		SW	0	R	0	1	SWO Trace Port Present								
								When set, indicates that the Serial Wire Output (SWO) trace port is present.							ort is	
	1		SW	'D	R	Ω	1	SWI	D Preser	nt						
	•		O V V	_		~	•	_			that the	Serial W	ire Debu	gger (SV	VD) is pr	esent.
	0		I <b>T</b> ^	0	_	^	4							- <del>-</del> '		
	0		JTA	G	R	U	1		G Presei		that the	ITAC da	hugger:	ntorfoos	ie proce	nt
								vviie	ii set, in	iuicales l	ınaı ine i	JIAG UE	bugger i	пепасе	is brese	116.

### Register 16: Device Capabilities 2 (DC2), offset 0x014

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparators, General-Purpose Timers, I2Cs, QEIs, SSIs, and UARTs. The format of this register is consistent with the **RCGC1**, **SCGC1**, and **DCGC1** clock control registers and the **SRCR1** software reset control register.

#### Device Capabilities 2 (DC2)

Base 0x400F.E000 Offset 0x014

31

Type RO, reset 0x0303.0011

-	J1	30			- 21	20					21		19	10	17			
			rese	rved			COMP1	COMP0			rese	rved			TIMER1	TIMER0		
Type -	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	1		
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	ı					reserved						SSI0		reserved		UART0		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1		
В	Bit/Field Name		ne	Туре		Reset	Des	Description										
	31:26		reserv	ved	RO		0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	25		COM	P1	R	0	1	Ana	loa Com	parator 1	1 Presen	ıt						
						•	•		Ū	•			orotor 1	io proco	nt			
								VVIIE	ii set, ii	idicates i	lial aliai	og comp	arator i	is prese	III.			
	24		COM	P0	R	0	1	Ana	Analog Comparator 0 Present									
								Whe	en set, ir	ndicates t	hat anal	og comp	arator 0	is prese	nt.			
									,					·				
	23:18		reserv	ved	R	0	0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserve across a read-modify-write operation.									
	17		TIME	R1	R	0	1	Time	Timer 1 Present									
	••					Ü	•				hat Con	oral Bur	noso Tin	ner modu	ılo 1 ic n	rocont		
								VVIIC	:ii SCI, ii	idicates i	iiat Gen	erai-rui į	pose III	nei mout	ile i is p	resent.		
	16		TIME	R0	R	0	1	Time	er 0 Pre	sent								
								Whe	en set. ir	ndicates t	hat Gen	eral-Puri	pose Tin	ner modu	ıle 0 is p	resent.		
									,,, oot,			o.a a.,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		с р			
	15:5		reser	ved	R	0	0	com	patibility		ıre prodi	ucts, the	value of	erved bit f a reserv on.				
	4		SSI	Λ	R	$\circ$	1	991	) Preser	nt								
	7		001	•	11	•	'				hat CCI	module (	n in proc	ont				
								vvile	ıı sel, If	ndicates t	ııaı SSI	module (	o is pres	ciii.				
	3:1		reserv	ved	R	0	0	com	Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation.									
	0		UAR <sup>1</sup>	T0	R	0	1	UAF	RT0 Pres	sent								
	•		٥, ١	- •		-	•			ndicates t	hat IIA 🗆	T modul	ام کا کا کا	recent				
								VVIIE	ıı ə <del>c</del> t, II	idicates t	וומנ טאר	ci inouul	ic o is pi	COCIII.				


### Register 17: Device Capabilities 3 (DC3), offset 0x018

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparator I/Os, CCP I/Os, ADC I/Os, and PWM I/Os.

Device Capabilities 3 (DC3)

Base 0x400F.E000

Offset 0x018
Type RO, reset 0x8100.03C0



Bit/Field	Name	Type	Reset	Description
31	32KHZ	RO	1	32KHz Input Clock Available When set, indicates the 32KHz pin or an even CCP pin is present and can be used as a 32-KHz input clock.
30:25	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
24	CCP0	RO	1	CCP0 Pin Present
				When set, indicates that Capture/Compare/PWM pin 0 is present.
23:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	C1MINUS	RO	1	C1- Pin Present When set, indicates that the analog comparator 1 (-) input pin is present.
8	C0O	RO	1	C0o Pin Present
				When set, indicates that the analog comparator 0 output pin is present.
7	C0PLUS	RO	1	C0+ Pin Present
				When set, indicates that the analog comparator 0 (+) input pin is present.
6	C0MINUS	RO	1	C0- Pin Present
				When set, indicates that the analog comparator 0 (-) input pin is present.
5:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


## Register 18: Device Capabilities 4 (DC4), offset 0x01C

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of GPIOs in the specific device. The format of this register is consistent with the RCGC2, SCGC2, and DCGC2 clock control registers and the SRCR2 software reset control register.

Device Capabilities 4 (DC4)

Base 0x400F.E000

Offset 0x01C Type RO, reset 0x0000.0007



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	GPIOC	RO	1	GPIO Port C Present When set, indicates that GPIO Port C is present.
1	GPIOB	RO	1	GPIO Port B Present When set, indicates that GPIO Port B is present.
0	GPIOA	RO	1	GPIO Port A Present  When set indicates that GPIO Port A is present


## Register 19: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Run Mode Clock Gating Control Register 0 (RCGC0)

Base 0x400F.E000 Offset 0x100

Type R/W, reset 0x00000040



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Clock Gating Control
				This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 20: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Base 0x400F.E000 Offset 0x110

Type R/W, reset 0x00000040

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	•	•		•	•	rese	erved						•	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1		rese	rved	1	1				WDT		reserved	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Clock Gating Control
				This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation

# Register 21: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

Base 0x400F.E000 Offset 0x120

Type R/W, reset 0x00000040

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		)	1					rese	rved		)				1	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						rese	rved	'	! !				WDT		reserved	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Clock Gating Control
				This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


#### Register 22: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Run Mode Clock Gating Control Register 1 (RCGC1)

Base 0x400F.E000 Offset 0x104

Type R/W, reset 0x00000000



31:26	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25	COMP1	R/W	0	Analog Comparator 1 Clock Gating
				This bit controls the clock gating for analog comparator 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
24	COMP0	R/W	0	Analog Comparator 0 Clock Gating
				This bit controls the clock gating for analog comparator 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
23:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control

This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Bit/Field	Name	Туре	Reset	Description
16	TIMER0	R/W	0	Timer 0 Clock Gating Control  This bit controls the clock gating for General-Purpose Timer module 0.  If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control  This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UART0	R/W	0	UART0 Clock Gating Control  This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

# Register 23: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Sleep Mode Clock Gating Control Register 1 (SCGC1)

Name

Type

Reset

Base 0x400F.E000 Offset 0x114 Type R/W, reset 0x00000000

Bit/Field

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			rese	rved		1	COMP1	COMP0			rese	rved	1	_	TIMER1	TIMER0
Type	RO	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						reserved	'					SSI0		reserved		UART0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Description

31:26	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25	COMP1	R/W	0	Analog Comparator 1 Clock Gating  This bit controls the clock gating for analog comparator 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
24	COMP0	R/W	0	Analog Comparator 0 Clock Gating  This bit controls the clock gating for analog comparator 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
23:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control  This bit controls the clock gating for General-Purpose Timer module 1.  If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Bit/Field	Name	Туре	Reset	Description
16	TIMER0	R/W	0	Timer 0 Clock Gating Control  This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control  This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UART0	R/W	0	UART0 Clock Gating Control  This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

# Register 24: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Deep Sleep Mode Clock Gating Control Register 1 (DCGC1)

Base 0x400F.E000 Offset 0x124

Type R/W, reset 0x00000000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			rese	erved			COMP1	COMP0			rese	rved			TIMER1	TIMER0
Туре	RO	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•		•	•		reserved			' '			SSI0		reserved	•	UART0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	Bit/Field		Nan	20	Ту	no	Reset	Dos	cription							
	oivrieiu		INall	ie	ıу	þe	Reset	Des	Cription							
	31:26		reser	ved	R	0	0					he value				
											•	ucts, the dify-write			ed bit sh	ould be
								pies	erveu at	J1055 a 1	cau-moc	any-write	operation	OII.		
	25		COM	IP1	R/	W	0	Ana	log Com	parator '	1 Clock (	Gating				
											_	ng for an	_	•		
												s. Otherved, reads				
									s fault.	io arricio	ariologic	ou, roude	01 111110		<del></del> 9	onorato
	24		COM	IDO	R/	۱۸/	0	۸۵۵	laa Cam	naratar (	Clock (	Catina				
	24		COM	IPU	K/	VV	0		log Com	•		ŭ	alaa aa	mnaratar	O If not	the unit
											_	ng for an s. Otherv	_	•		
								disa	bled. If th			ed, reads				
								a bu	s fault.							
	23:18		reser	ved	R	0	0	Soft	ware sho	ould not	rely on tl	he value	of a res	erved bit	. To prov	/ide
											•	ucts, the			ed bit sh	ould be
								pres	erved a	cross a r	ead-mod	dify-write	operation	on.		
	17		TIME	R1	R/	W	0	Time	er 1 Cloc	k Gating	Control					
												ing for G				
								If se	t, the un	it receive	es a cloc	k and fur	nctions.	Otherwis	se, the u	nit is

unit will generate a bus fault.

unclocked and disabled. If the unit is unclocked, reads or writes to the

Bit/Field	Name	Туре	Reset	Description
16	TIMER0	R/W	0	Timer 0 Clock Gating Control  This bit controls the clock gating for General-Purpose Timer module 0.  If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control  This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UART0	R/W	0	UART0 Clock Gating Control  This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.


#### Register 25: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. RCGC2 is the clock configuration register for running operation, SCGC2 for Sleep operation, and DCGC2 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

Run Mode Clock Gating Control Register 2 (RCGC2)

Base 0x400F.E000 Offset 0x108

Type R/W, reset 0x00000000



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control

This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

# Register 26: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Sleep Mode Clock Gating Control Register 2 (SCGC2)

Base 0x400F.E000 Offset 0x118

Type R/W, reset 0x00000000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1	i i			rese	rved				1			
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				1	1		reserved							GPIOC	GPIOB	GPIOA
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a

clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

# Register 27: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. RCGC2 is the clock configuration register for running operation, SCGC2 for Sleep operation, and DCGC2 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

Base 0x400F.E000 Offset 0x128

Type R/W, reset 0x00000000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1				rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	'	1	 		reserved		i I					GPIOC	GPIOB	GPIOA
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a

clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.


## Register 28: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the Device Capabilities 1 (DC1) register.

#### Software Reset Control 0 (SRCR0)

Base 0x400F.E000

Offset 0x040 Type R/W, reset 0x00000000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Reset Control Reset control for Watchdog unit.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


## Register 29: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the **Device Capabilities 2 (DC2)** register.

#### Software Reset Control 1 (SRCR1)

Base 0x400F.E000

Offset 0x044
Type R/W, reset 0x00000000



Bit/Field	Name	Туре	Reset	Description
31:26	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25	COMP1	R/W	0	Analog Comp 1 Reset Control Reset control for analog comparator 1.
24	COMP0	R/W	0	Analog Comp 0 Reset Control Reset control for analog comparator 0.
23:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17	TIMER1	R/W	0	Timer 1 Reset Control  Reset control for General-Purpose Timer module 1.
16	TIMER0	R/W	0	Timer 0 Reset Control Reset control for General-Purpose Timer module 0.
15:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Reset Control Reset control for SSI unit 0.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UART0	R/W	0	UART0 Reset Control Reset control for UART unit 0.


### Register 30: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the Device Capabilities 4 (DC4) register.

#### Software Reset Control 2 (SRCR2)

Base 0x400F.E000

Offset 0x048
Type R/W, reset 0x00000000



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	GPIOC	R/W	0	Port C Reset Control Reset control for GPIO Port C.
1	GPIOB	R/W	0	Port B Reset Control Reset control for GPIO Port B.
0	GPIOA	R/W	0	Port A Reset Control Reset control for GPIO Port A.


# 6 Internal Memory

The LM3S101 microcontroller comes with 2 KB of bit-banded SRAM and 8 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

## 6.1 Block Diagram

Figure 6-1 on page 180 illustrates the Flash functions. The dashed boxes in the figure indicate registers residing in the System Control module rather than the Flash Control module.

Figure 6-1. Flash Block Diagram



# 6.2 Functional Description

This section describes the functionality of the SRAM and Flash memories.

#### 6.2.1 SRAM Memory

The internal SRAM of the Stellaris<sup>®</sup> devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

```
bit-band alias = bit-band base + (byte offset * 32) + (bit number * 4)
```

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

```
0x2200.0000 + (0x1000 * 32) + (3 * 4) = 0x2202.000C
```

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, see "Bit-Banding" on page 59.

## 6.2.2 Flash Memory

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. An individual 32-bit word can be programmed to change bits that are currently 1 to a 0. These blocks are paired into a set of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

See also "Serial Flash Loader" on page 415 for a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface.

## 6.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register.

On reset, the **USECRL** register is loaded with a value that configures the flash timing so that it works with the maximum clock rate of the part. If software changes the system operating frequency, the new operating frequency minus 1 (in MHz) must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 (20-1) must be written to the **USECRL** register.

### 6.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in two 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If a bit is set, the corresponding block may be executed or read by software or debuggers. If a bit is cleared, the corresponding block may only be executed, and contents of the memory block are prohibited from being read as data.

The policies may be combined as shown in Table 6-1 on page 181.

Table 6-1. Flash Protection Policy Combinations

FMPPEn	FMPREn	Protection
0	0	Execute-only protection. The block may only be executed and may not be written or erased.
		This mode is used to protect code.

**Table 6-1. Flash Protection Policy Combinations (continued)** 

FMPPEn	FMPREn	Protection
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.
0	1	Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

A Flash memory access that attempts to read a read-protected block (**FMPREn** bit is set) is prohibited and generates a bus fault. A Flash memory access that attempts to program or erase a program-protected block (**FMPPEn** bit is set) is prohibited and can optionally generate an interrupt (by setting the AMASK bit in the **Flash Controller Interrupt Mask (FCIM)** register) to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. These settings create a policy of open access and programmability. The register bits may be changed by clearing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The changes are committed using the **Flash Memory Control (FMC)** register.

### 6.2.2.3 Interrupts

The Flash memory controller can generate interrupts when the following conditions are observed:

- Programming Interrupt signals when a program or erase action is complete.
- Access Interrupt signals when a program or erase action has been attempted on a 2-kB block of memory that is protected by its corresponding FMPPEn bit.

The interrupt events that can trigger a controller-level interrupt are defined in the **Flash Controller Masked Interrupt Status (FCMIS)** register (see page 191) by setting the corresponding MASK bits. If interrupts are not used, the raw interrupt status is always visible via the **Flash Controller Raw Interrupt Status (FCRIS)** register (see page 190).

Interrupts are always cleared (for both the **FCMIS** and **FCRIS** registers) by writing a 1 to the corresponding bit in the **Flash Controller Masked Interrupt Status and Clear (FCMISC)** register (see page 192).

### 6.2.2.4 Flash Memory Protection by Disabling Debug Access

Flash memory may also be protected by permanently disabling access to the Debug Access Port (DAP) through the JTAG and SWD interfaces. Access is disabled by clearing the DBG field of the **FMPRE** register.

If the DBG field in the **Flash Memory Protection Read Enable (FMPRE)** register is programmed to 0x2, access to the DAP is enabled through the JTAG and SWD interfaces. If clear, access to the DAP is disabled. The DBG field programming becomes permanent and irreversible after a commit sequence is performed.

In the initial state provided from the factory, access is enabled in order to facilitate code development and debug. Access to the DAP may be disabled at the end of the manufacturing flow, once all tests have passed and software has been loaded. This change does not take effect until the next power-up

of the device. Note that it is recommended that disabling access to the DAP be combined with a mechanism for providing end-user installable updates (if necessary) such as the Stellaris boot loader.

Important: Once the DBG field is cleared and committed, this field can never be restored to the factory-programmed value—which means the JTAG/SWD interface to the debug module can never be re-enabled. This sequence does NOT disable the JTAG controller, it only disables the access of the DAP through the JTAG or SWD interfaces. The JTAG interface remains functional and access to the Test Access Port remains enabled, allowing the user to execute the IEEE JTAG-defined instructions (for example, to perform boundary scan operations).

When using the **FMPRE** bits to protect Flash memory from being read as data (to mark sets of 2-KB blocks of Flash memory as execute-only), these one-time-programmable bits should be written at the same time that the debug disable bits are programmed. Mechanisms to execute the one-time code sequence to disable all debug access include:

- Selecting the debug disable option in the Stellaris boot loader
- Loading the debug disable sequence into SRAM and running it once from SRAM after programming the final end application code into Flash memory

# 6.3 Flash Memory Initialization and Configuration

This section shows examples for using the flash controller to perform various operations on the contents of the flash memory.

## 6.3.1 Changing Flash Protection Bits

As discussed in "Flash Memory Protection" on page 181, changes to the protection bits must be committed before they take effect. The sequence below is used change and commit a block protection bit in the **FMPRE** or **FMPPE** registers. The sequence to change and commit a bit in software is as follows:

- 1. The Flash Memory Protection Read Enable (FMPRE) and Flash Memory Protection Program Enable (FMPPE) registers are written, changing the intended bit(s). The action of these changes can be tested by software while in this state.
- 2. The **Flash Memory Address (FMA)** register (see page 186) bit 0 is set to 1 if the **FMPPE** register is to be committed; otherwise, a 0 commits the **FMPRE** register.
- **3.** The **Flash Memory Control (FMC)** register (see page 188) is written with the COMT bit set. This initiates a write sequence and commits the changes.

There is a special sequence to change and commit the DBG bits in the **Flash Memory Protection Read Enable (FMPRE)** register. This sequence also sets and commits any changes from 1 to 0 in the block protection bits (for execute-only) in the **FMPRE** register.

- 1. The Flash Memory Protection Read Enable (FMPRE) register is written, changing the intended bit(s). The action of these changes can be tested by software while in this state.
- 2. The Flash Memory Address (FMA) register (see page 186) is written with a value of 0x900.
- **3.** The **Flash Memory Control (FMC)** register (see page 188) is written with the COMT bit set. This initiates a write sequence and commits the changes.

Below is an example code sequence to permanently disable the JTAG and SWD interface to the debug module using DriverLib:

```
#include "hw_types.h"
#include "hw_flash.h"
void
permanently_disable_jtag_swd(void)
     //
     // Clear the DBG field of the FMPRE register. Note that the value
     // used in this instance does not affect the state of the BlockN
     // bits, but were the value different, all bits in the FMPRE are
     // affected by this function!
    HWREG(FLASH_FMPRE) &= 0x3fffffff;
     // The following sequence activates the one-time
     // programming of the FMPRE register.
    HWREG(FLASH\_FMA) = 0x900;
    HWREG(FLASH_FMC) = (FLASH_FMC_WRKEY | FLASH_FMC_COMT);
     // Wait until the operation is complete.
     //
     while (HWREG(FLASH_FMC) & FLASH_FMC_COMT)
     }
}
```

## 6.3.2 Flash Programming

The Stellaris devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD**, and **FMC**.

During a Flash memory operation (write, page erase, or mass erase) access to the Flash memory is inhibited. As a result, instruction and literal fetches are held off until the Flash memory operation is complete. If instruction execution is required during a Flash memory operation, the code that is executing must be placed in SRAM and executed from there while the flash operation is in progress.

### 6.3.2.1 To program a 32-bit word

- 1. Write source data to the **FMD** register.
- **2.** Write the target address to the **FMA** register.
- 3. Write the flash write key and the WRITE bit (a value of 0xA442.0001) to the FMC register.
- 4. Poll the FMC register until the WRITE bit is cleared.

### 6.3.2.2 To perform an erase of a 1-KB page

- 1. Write the page address to the **FMA** register.
- 2. Write the flash write key and the ERASE bit (a value of 0xA442.0002) to the FMC register.

3. Poll the FMC register until the ERASE bit is cleared.

## 6.3.2.3 To perform a mass erase of the flash

- 1. Write the flash write key and the MERASE bit (a value of 0xA442.0004) to the FMC register.
- 2. Poll the FMC register until the MERASE bit is cleared.

## 6.4 Register Map

Table 6-2 on page 185 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, and **FCMISC** register offsets are relative to the Flash memory control base address of 0x400F.D000. The Flash memory protection register offsets are relative to the System Control base address of 0x400F.E000.

Table 6-2. Flash Register Map

Offset	Name	Туре	Reset	Description	See page
Flash Mei	mory Control Registers (	Flash Cor	trol Offset)		
0x000	FMA	R/W	0x0000.0000	Flash Memory Address	186
0x004	FMD	R/W	0x0000.0000	Flash Memory Data	187
800x0	FMC	R/W	0x0000.0000	Flash Memory Control	188
0x00C	FCRIS	RO	0x0000.0000	Flash Controller Raw Interrupt Status	190
0x010	FCIM	R/W	0x0000.0000	Flash Controller Interrupt Mask	191
0x014	FCMISC	R/W1C	0x0000.0000	Flash Controller Masked Interrupt Status and Clear	192
Flash Me	mory Protection Register	s (Systen	Control Offset)		
0x130	FMPRE	R/W	0x8000.000F	Flash Memory Protection Read Enable	195
0x134	FMPPE	R/W	0x0000.000F	Flash Memory Protection Program Enable	196
0x140	USECRL	R/W	0x13	USec Reload	194

# 6.5 Flash Register Descriptions (Flash Control Offset)

This section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.


# Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

Flash Memory Address (FMA)

Base 0x400F.D000

Offset 0x000 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:13	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12:0	OFFSET	R/W	0x0	Address Offset

Address offset in flash where operation is performed.


# Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.

Flash Memory Data (FMD)

Base 0x400F.D000

Offset 0x004 Type R/W, reset 0x0000.0000



Bit/Field Name Type Reset Description
31:0 DATA R/W 0x0 Data Value

Data value for write operation.

## Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 186). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 187) is written.


This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

#### Flash Memory Control (FMC)

Base 0x400F.D000 Offset 0x008

Type R/W, reset 0x0000.0000



write of 0 has no effect on the state of this bit.

This can take up to 250 ms.

If read, the state of the previous mass erase access is provided. If the previous mass erase access is complete, a 0 is returned; otherwise, if the previous mass erase access is not complete, a 1 is returned.

Bit/Field	Name	Туре	Reset	Description
1	ERASE	R/W	0	Erase a Page of Flash Memory
				If this bit is set, the page of flash main memory as specified by the contents of <b>FMA</b> is erased. A write of 0 has no effect on the state of this bit.
				If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned.
				This can take up to 25 ms.
0	WRITE	R/W	0	Write a Word into Flash Memory
				If this bit is set, the data stored in <b>FMD</b> is written into the location as specified by the contents of <b>FMA</b> . A write of 0 has no effect on the state of this bit.
				If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned.
				This can take up to 50 μs.


## Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000

Offset 0x00C Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	PRIS	RO	0	Programming Raw Interrupt Status

This bit provides status on programming cycles which are write or erase actions generated through the **FMC** register bits (see page 188).

Value Description

- 1 The programming cycle has completed.
- 0 The programming cycle has not completed.

This status is sent to the interrupt controller when the  ${\tt PMASK}$  bit in the FCIM register is set.

This bit is cleared by writing a 1 to the PMISC bit in the FCMISC register.

0 ARIS RO 0 Access Raw Interrupt Status

Value Description

- A program or erase action was attempted on a block of Flash memory that contradicts the protection policy for that block as set in the FMPPEn registers.
- No access has tried to improperly program or erase the Flash memory.

This status is sent to the interrupt controller when the  ${\tt AMASK}$  bit in the FCIM register is set.

This bit is cleared by writing a 1 to the AMISC bit in the FCMISC register.

## Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the flash controller generates interrupts to the controller.

Flash Controller Interrupt Mask (FCIM)

Base 0x400F.D000 Offset 0x010


0

AMASK

R/W

0

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	PMASK	R/W	0	Programming Interrupt Mask
				This bit controls the reporting of the programming raw interrupt status to the interrupt controller.
				Value Description
				1 An interrupt is sent to the interrupt controller when the PRIS bit is set.
				O The PRIS interrupt is suppressed and not sent to the interrupt controller.

Access Interrupt Mask

This bit controls the reporting of the access raw interrupt status to the interrupt controller.


- 1 An interrupt is sent to the interrupt controller when the ARIS bit is set.
- 0 The ARIS interrupt is suppressed and not sent to the interrupt controller.

## Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

Flash Controller Masked Interrupt Status and Clear (FCMISC)

Base 0x400F.D000 Offset 0x014
Type R/W1C, reset 0x0000.0000



- signaled because a programming cycle completed.
  - Writing a 1 to this bit clears PMISC and also the PRIS bit in the FCRIS register (see page 190).
- When read, a 0 indicates that a programming cycle complete 0 interrupt has not occurred.

A write of 0 has no effect on the state of this bit.

0	AMISC	R/W1C	0	Access Mas	ked Interrupt	Status and (	Clear
---	-------	-------	---	------------	---------------	--------------	-------

#### Value Description

- When read, a 1 indicates that an unmasked interrupt was signaled because a program or erase action was attempted on a block of Flash memory that contradicts the protection policy for that block as set in the FMPPEn registers.
  - Writing a 1 to this bit clears AMISC and also the ARIS bit in the FCRIS register (see page 190).
- 0 When read, a 0 indicates that no improper accesses have occurred.

A write of 0 has no effect on the state of this bit.

# 6.6 Flash Register Descriptions (System Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.


## Register 7: USec Reload (USECRL), offset 0x140

**Note:** Offset is relative to System Control base address of 0x400F.E000

This register is provided as a means of creating a 1-µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

### USec Reload (USECRL)

Base 0x400F.E000 Offset 0x140 Type R/W, reset 0x13



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	USEC	R/W	0x13	Microsecond Reload Value

MHz -1 of the controller clock when the flash is being erased or programmed.

If the maximum system frequency is being used, USEC should be set to 0x13 (19 MHz) whenever the flash is being erased or programmed.

## Register 8: Flash Memory Protection Read Enable (FMPRE), offset 0x130

**Note:** Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (see the **FMPPE** registers for the execute-only protection bits). This register is loaded during the power-on reset sequence. The factory settingsare a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.


Flash Memory Protection Read Enable (FMPRE)

Name

Base 0x400F.E000 Offset 0x130

Rit/Field

Type R/W, reset 0x8000.000F



Description

Bitt iola	ranio	1,700	110001	Bosonphon
31:30	DBG	R/W	0x2	User Controlled Debug Enable

Pacat

Each bit position maps 2 Kbytes of Flash to be read-enabled.

Value Description

0x2 Debug access allowed

29:0 READ\_ENABLE R/W 0x0000000F Flash Read Enable

Type

Each bit position maps 2 Kbytes of Flash to be read-enabled.

Value Description

0x000000F Enables 8 KB of flash.

## Register 9: Flash Memory Protection Program Enable (FMPPE), offset 0x134


**Note:** Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (see the **FMPRE** registers for the read-only protection bits). This register is loaded during the power-on reset sequence. The factory settings are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable (FMPPE)

Base 0x400F.E000 Offset 0x134

Type R/W, reset 0x0000.000F



Bit/Field Name Type Reset Description

31:0 PROG\_ENABLE R/W 0x0000000F Flash Programming Enable

Each bit position maps 2 Kbytes of Flash to be write-enabled.

Value Description

0x000000F Enables 8 KB of flash.

# 7 General-Purpose Input/Outputs (GPIOs)


The GPIO module is composed of three physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C). The GPIO module supports 2-18 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:

- 2-18 GPIOs, depending on configuration
- 5-V-tolerant in input configuration
- Fast toggle capable of a change every two clock cycles
- Programmable control for GPIO interrupts
  - Interrupt generation masking
  - Edge-triggered on rising, falling, or both
  - Level-sensitive on High or Low values
- Bit masking in both read and write operations through address lines
- Pins configured as digital inputs are Schmitt-triggered.
- Programmable control for GPIO pad configuration
  - Weak pull-up or pull-down resistors
  - 2-mA, 4-mA, and 8-mA pad drive for digital communication
  - Slew rate control for the 8-mA drive
  - Open drain enables
  - Digital input enables

## 7.1 Block Diagram

Figure 7-1. GPIO Module Block Diagram



# 7.2 Signal Description

GPIO signals have alternate hardware functions. Table 7-5 on page 200, Table 7-6 on page 201 and Table 7-7 on page 201 list the GPIO pins and their digital alternate functions. Other analog signals are 5-V tolerant and are connected directly to their circuitry (C0-, C0+, C1-, C1+). These signals are configured by clearing the DEN bit in the GPIO Digital Enable (GPIODEN) register. The digital alternate hardware functions are enabled by setting the appropriate bit in the GPIO Alternate Function Select (GPIOAFSEL) and GPIODEN registers and configuring the PMCx bit field in the GPIO Port Control (GPIOPCTL) register to the numeric enoding shown in the table below. Note that each pin must be programmed individually; no type of grouping is implied by the columns in the table.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the

four JTAG/SWD pins (shown in the table below). A Power-On-Reset ( $\overline{\texttt{POR}}$ ) or asserting  $\overline{\texttt{RST}}$  puts the pins back to their default state.

Table 7-1. GPIO Pins With Non-Zero Reset Values

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	1	1	0	0	0x1
PA[5:2]	SSI0	1	1	0	0	0x1
PC[3:0]	JTAG/SWD	1	1	0	1	0x3

Table 7-2. GPIO Pins and Alternate Functions (28SOIC)

10	Pin Number	Multiplexed Function	Multiplexed Function
PA0	11	U0Rx	
PA1	12	UOTx	
PA2	13	SSIClk	
PA3	14	SSIFss	
PA4	15	SSIRx	
PA5	16	SSITx	
PB0	19	CCP0	
PB1	20	32KHz	
PB2	23		
PB3	24		
PB4	4	C0-	
PB5	3	C1-	C0o
РВ6	2	C0+	
PB7	1	TRST	
PC0	28	TCK	SWCLK
PC1	27	TMS	SWDIO
PC2	26	TDI	
PC3	25	TDO	SWO

Table 7-3. GPIO Pins and Alternate Functions (48QFP)

10	Pin Number	Multiplexed Function	Multiplexed Function
PA0	17	UORx	
PA1	18	UOTx	
PA2	19	SSIClk	
PA3	20	SSIFss	
PA4	21	SSIRx	
PA5	22	SSITx	
PB0	29	CCP0	
PB1	30	32KHz	
PB2	33		
PB3	34		
PB4	44	C0-	

Table 7-3. GPIO Pins and Alternate Functions (48QFP) (continued)

Ю	Pin Number	Multiplexed Function	Multiplexed Function
PB5	43	C1-	C0o
PB6	42	C0+	
PB7	41	TRST	
PC0	40	TCK	SWCLK
PC1	39	TMS	SWDIO
PC2	38	TDI	
PC3	37	TDO	SWO

Table 7-4. GPIO Pins and Alternate Functions (48QFN)

10	Pin Number	Multiplexed Function	Multiplexed Function
PA0	17	UORx	
PA1	18	UOTx	
PA2	19	SSIClk	
PA3	20	SSIFss	
PA4	21	SSIRx	
PA5	22	SSITx	
PB0	29	CCP0	
PB1	30	32KHz	
PB2	33		
PB3	34		
PB4	44	C0-	
PB5	43	C1-	C0o
PB6	42	C0+	
PB7	41	TRST	
PC0	40	TCK	SWCLK
PC1	39	TMS	SWDIO
PC2	38	TDI	
PC3	37	TDO	SWO

Table 7-5. GPIO Signals (28SOIC)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
PA0	11	I/O	TTL	GPIO port A bit 0.
PA1	12	I/O	TTL	GPIO port A bit 1.
PA2	13	I/O	TTL	GPIO port A bit 2.
PA3	14	I/O	TTL	GPIO port A bit 3.
PA4	15	I/O	TTL	GPIO port A bit 4.
PA5	16	I/O	TTL	GPIO port A bit 5.
PB0	19	I/O	TTL	GPIO port B bit 0.
PB1	20	I/O	TTL	GPIO port B bit 1.
PB2	23	I/O	TTL	GPIO port B bit 2.
PB3	24	I/O	TTL	GPIO port B bit 3.

Table 7-5. GPIO Signals (28SOIC) (continued)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
PB4	4	I/O	TTL	GPIO port B bit 4.
PB5	3	I/O	TTL	GPIO port B bit 5.
PB6	2	I/O	TTL	GPIO port B bit 6.
PB7	1	I/O	TTL	GPIO port B bit 7.
PC0	28	I/O	TTL	GPIO port C bit 0.
PC1	27	I/O	TTL	GPIO port C bit 1.
PC2	26	I/O	TTL	GPIO port C bit 2.
PC3	25	I/O	TTL	GPIO port C bit 3.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 7-6. GPIO Signals (48QFP)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
PA0	17	I/O	TTL	GPIO port A bit 0.
PA1	18	I/O	TTL	GPIO port A bit 1.
PA2	19	I/O	TTL	GPIO port A bit 2.
PA3	20	I/O	TTL	GPIO port A bit 3.
PA4	21	I/O	TTL	GPIO port A bit 4.
PA5	22	I/O	TTL	GPIO port A bit 5.
PB0	29	I/O	TTL	GPIO port B bit 0.
PB1	30	I/O	TTL	GPIO port B bit 1.
PB2	33	I/O	TTL	GPIO port B bit 2.
PB3	34	I/O	TTL	GPIO port B bit 3.
PB4	44	I/O	TTL	GPIO port B bit 4.
PB5	43	I/O	TTL	GPIO port B bit 5.
PB6	42	I/O	TTL	GPIO port B bit 6.
PB7	41	I/O	TTL	GPIO port B bit 7.
PC0	40	I/O	TTL	GPIO port C bit 0.
PC1	39	I/O	TTL	GPIO port C bit 1.
PC2	38	I/O	TTL	GPIO port C bit 2.
PC3	37	I/O	TTL	GPIO port C bit 3.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 7-7. GPIO Signals (48QFN)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
PA0	17	I/O	TTL	GPIO port A bit 0.
PA1	18	I/O	TTL	GPIO port A bit 1.
PA2	19	I/O	TTL	GPIO port A bit 2.
PA3	20	I/O	TTL	GPIO port A bit 3.
PA4	21	I/O	TTL	GPIO port A bit 4.
PA5	22	I/O	TTL	GPIO port A bit 5.
PB0	29	I/O	TTL	GPIO port B bit 0.

Table 7-7. GPIO Signals (48QFN) (continued)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
PB1	30	I/O	TTL	GPIO port B bit 1.
PB2	33	I/O	TTL	GPIO port B bit 2.
PB3	34	I/O	TTL	GPIO port B bit 3.
PB4	44	I/O	TTL	GPIO port B bit 4.
PB5	43	I/O	TTL	GPIO port B bit 5.
PB6	42	I/O	TTL	GPIO port B bit 6.
PB7	41	I/O	TTL	GPIO port B bit 7.
PC0	40	I/O	TTL	GPIO port C bit 0.
PC1	39	I/O	TTL	GPIO port C bit 1.
PC2	38	I/O	TTL	GPIO port C bit 2.
PC3	37	I/O	TTL	GPIO port C bit 3.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 7.3 Functional Description

Important: All GPIO pins are inputs by default (GPIODIR=0 and GPIOAFSEL=0), with the exception of the five JTAG pins (PB7 and PC[3:0]). The JTAG pins default to their JTAG functionality (GPIOAFSEL=1). A Power-On-Reset (POR) or asserting an external reset (RST) puts both groups of pins back to their default state.

While debugging systems where PB7 is being used as a GPIO, care must be taken to ensure that a Low value is not applied to the pin when the part is reset. Because PB7 reverts to the  $\overline{\mathtt{TRST}}$  function after reset, a Low value on the pin causes the JTAG controller to be reset, resulting in a loss of JTAG communication.

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 7-2 on page 203). The LM3S101 microcontroller contains three ports and thus three of these physical GPIO blocks.




Figure 7-2. GPIO Port Block Diagram

### 7.3.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

## 7.3.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 210) is used to configure each individual pin as an input or output. When the data direction bit is set to 0, the GPIO is configured as an input and the corresponding data register bit will capture and store the value on the GPIO port. When the data direction bit is set to 1, the GPIO is configured as an output and the corresponding data register bit will be driven out on the GPIO port.


## 7.3.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 209) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 7-3 on page 204, where u is data unchanged by the write.

Figure 7-3. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 7-4 on page 204.

Figure 7-4. GPIODATA Read Example



### 7.3.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- **GPIO Interrupt Sense (GPIOIS)** register (see page 211)
- GPIO Interrupt Both Edges (GPIOIBE) register (see page 212)
- GPIO Interrupt Event (GPIOIEV) register (see page 213)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 214).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 215 and page 216). As the name implies, the **GPIOMIS** register only shows interrupt

conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

Interrupts are cleared by writing a 1 to the appropriate bit of the **GPIO Interrupt Clear (GPIOICR)** register (see page 217).

When programming the following interrupt control registers, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

### 7.3.3 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 218), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

#### 7.3.4 Pad Control

The pad control registers allow for GPIO pad configuration by software based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIODDR**, **GPIOPDR**, **GPIOPDR**, **GPIOPDR**, and **GPIODEN** registers. These registers control drive strength, open-drain configuration, pull-up and pull-down resistors, slew-rate control and digital enable.

### 7.3.5 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

# 7.4 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) default to general-purpose input mode (**GPIODIR**=0 and **GPIOAFSEL**=0). Table 7-8 on page 205 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 7-9 on page 206 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

Table 7-8. GPIO Pad Configuration Examples

Configuration	GPIO Reg	ister Bit Va	lue <sup>a</sup>							
Comiguration	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR
Digital Input (GPIO)	0	0	0	1	?	?	Х	Х	Х	Х
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?
Open Drain Output (GPIO)	0	1	1	1	Х	Х	?	?	?	?
Digital Input (Timer CCP)	1	Х	0	1	?	?	Х	Х	Х	Х
Digital Output (Timer PWM)	1	Х	0	1	?	?	?	?	?	?
Digital Input/Output (SSI)	1	Х	0	1	?	?	?	?	?	?

Table 7-8. GPIO Pad Configuration Examples (continued)

Configuration	GPIO Reg	GPIO Register Bit Value <sup>a</sup>											
Comiguration	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR			
Digital Input/Output (UART)	1	Х	0	1	?	?	?	?	?	?			
Analog Input (Comparator)	0	0	0	0	0	0	Х	Х	Х	Х			
Digital Output (Comparator)	1	Х	0	1	?	?	?	?	?	?			

a. X=Ignored (don't care bit)

**Table 7-9. GPIO Interrupt Configuration Example** 

	Desired	Pin 2 Bit V	alue <sup>a</sup>						
Register	Interrupt Event Trigger	7	6	5	4	3	2	1	0
GPIOIS	0=edge 1=level	Х	X	Х	Х	Х	0	Х	Х
GPIOIBE	0=single edge 1=both edges	Х	Х	X	Х	Х	0	Х	Х
GPIOIEV	0=Low level, or negative edge 1=High level, or positive edge		х	х	х	х	1	Х	х
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0

a. X=Ignored (don't care bit)

# 7.5 Register Map

Table 7-10 on page 207 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

GPIO Port A: 0x4000.4000GPIO Port B: 0x4000.5000GPIO Port C: 0x4000.6000

Note that the GPIO module clock must be enabled before the registers can be programmed (see page 174). There must be a delay of 3 system clocks after the GPIO module clock is enabled before any GPIO module registers are accessed.

**Important:** The GPIO registers in this chapter are duplicated in each GPIO block; however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to those unconnected bits has no effect, and reading those unconnected bits returns no meaningful data.

<sup>?=</sup>Can be either 0 or 1, depending on the configuration

**Note:** The default reset value for the **GPIOAFSEL** register is 0x0000.0000 for all GPIO pins, with the exception of the five JTAG pins (PB7 and PC[3:0]). These five pins default to JTAG functionality. Because of this, the default reset value of **GPIOAFSEL** for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Table 7-10. GPIO Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPIODATA	R/W	0x0000.0000	GPIO Data	209
0x400	GPIODIR	R/W	0x0000.0000	GPIO Direction	210
0x404	GPIOIS	R/W	0x0000.0000	GPIO Interrupt Sense	211
0x408	GPIOIBE	R/W	0x0000.0000	GPIO Interrupt Both Edges	212
0x40C	GPIOIEV	R/W	0x0000.0000	GPIO Interrupt Event	213
0x410	GPIOIM	R/W	0x0000.0000	GPIO Interrupt Mask	214
0x414	GPIORIS	RO	0x0000.0000	GPIO Raw Interrupt Status	215
0x418	GPIOMIS	RO	0x0000.0000	GPIO Masked Interrupt Status	216
0x41C	GPIOICR	W1C	0x0000.0000	GPIO Interrupt Clear	217
0x420	GPIOAFSEL	R/W	-	GPIO Alternate Function Select	218
0x500	GPIODR2R	R/W	0x0000.00FF	GPIO 2-mA Drive Select	220
0x504	GPIODR4R	R/W	0x0000.0000	GPIO 4-mA Drive Select	221
0x508	GPIODR8R	R/W	0x0000.0000	GPIO 8-mA Drive Select	222
0x50C	GPIOODR	R/W	0x0000.0000	GPIO Open Drain Select	223
0x510	GPIOPUR	R/W	0x0000.00FF	GPIO Pull-Up Select	224
0x514	GPIOPDR	R/W	0x0000.0000	GPIO Pull-Down Select	225
0x518	GPIOSLR	R/W	0x0000.0000	GPIO Slew Rate Control Select	226
0x51C	GPIODEN	R/W	0x0000.00FF	GPIO Digital Enable	227
0xFD0	GPIOPeriphID4	RO	0x0000.0000	GPIO Peripheral Identification 4	228
0xFD4	GPIOPeriphID5	RO	0x0000.0000	GPIO Peripheral Identification 5	229
0xFD8	GPIOPeriphID6	RO	0x0000.0000	GPIO Peripheral Identification 6	230
0xFDC	GPIOPeriphID7	RO	0x0000.0000	GPIO Peripheral Identification 7	231
0xFE0	GPIOPeriphID0	RO	0x0000.0061	GPIO Peripheral Identification 0	232
0xFE4	GPIOPeriphID1	RO	0x0000.0000	GPIO Peripheral Identification 1	233
0xFE8	GPIOPeriphID2	RO	0x0000.0018	GPIO Peripheral Identification 2	234
0xFEC	GPIOPeriphID3	RO	0x0000.0001	GPIO Peripheral Identification 3	235
0xFF0	GPIOPCellID0	RO	0x0000.000D	GPIO PrimeCell Identification 0	236
0xFF4	GPIOPCellID1	RO	0x0000.00F0	GPIO PrimeCell Identification 1	237
0xFF8	GPIOPCellID2	RO	0x0000.0005	GPIO PrimeCell Identification 2	238

## Table 7-10. GPIO Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0xFFC	GPIOPCellID3	RO	0x0000.00B1	GPIO PrimeCell Identification 3	239

# 7.6 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

## Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the GPIO Direction (GPIODIR) register (see page 210).

In order to write to GPIODATA, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.


Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in GPIODATA to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

#### GPIO Data (GPIODATA)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DATA	R/W	0x00	GPIO Data

This register is virtually mapped to 256 locations in the address space. To facilitate the reading and writing of data to these registers by independent drivers, the data read from and the data written to the registers are masked by the eight address lines ipaddr[9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by ipaddr[9:2] and are configured as outputs. See "Data Register Operation" on page 203 for examples of reads and writes.

## Register 2: GPIO Direction (GPIODIR), offset 0x400


The GPIODIR register is the data direction register. Bits set to 1 in the GPIODIR register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

### GPIO Direction (GPIODIR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0x400

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DIR	R/W	0x00	GPIO Data Direction

The DIR values are defined as follows:

- Pins are inputs.
- Pins are outputs.

## Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404


The GPIOIS register is the interrupt sense register. Bits set to 1 in GPIOIS configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

### GPIO Interrupt Sense (GPIOIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0x404

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IS	R/W	0x00	GPIO Interrupt Sense

The IS values are defined as follows:

- Edge on corresponding pin is detected (edge-sensitive).
- Level on corresponding pin is detected (level-sensitive).

## Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408


The **GPIOIBE** register is the interrupt both-edges register. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 211) is set to detect edges, bits set to High in **GPIOIBE** configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 213). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

#### GPIO Interrupt Both Edges (GPIOIBE)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0x408

Type R/W, reset 0x0000.0000



Bit/Field	Name	туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:∩	IRF	R/W	0x00	GPIO Interrunt Both Edges

The IBE values are defined as follows:

#### Value Description

- 0 Interrupt generation is controlled by the GPIO Interrupt Event (GPIOIEV) register (see page 213).
- 1 Both edges on the corresponding pin trigger an interrupt.

**Note:** Single edge is determined by the corresponding bit in **GPIOIEV**.

## Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C


The GPIOIEV register is the interrupt event register. Bits set to High in GPIOIEV configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the GPIO Interrupt Sense (GPIOIS) register (see page 211). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in GPIOIS. All bits are cleared by a reset.

#### GPIO Interrupt Event (GPIOIEV)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0x40C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IEV	R/W	0x00	GPIO Interrupt Event

The IEV values are defined as follows:

- Falling edge or Low levels on corresponding pins trigger interrupts.
- Rising edge or High levels on corresponding pins trigger interrupts.

## Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410


The GPIOIM register is the interrupt mask register. Bits set to High in GPIOIM allow the corresponding pins to trigger their individual interrupts and the combined GPIOINTR line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

### GPIO Interrupt Mask (GPIOIM)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0x410

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IME	R/W	0x00	GPIO Interrupt Mask Enable

The IME values are defined as follows:

- Corresponding pin interrupt is masked.
- Corresponding pin interrupt is not masked.

## Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414


The **GPIORIS** register is the raw interrupt status register. Bits read High in **GPIORIS** reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the **GPIO Interrupt Mask (GPIOIM)** register (see page 214). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

#### GPIO Raw Interrupt Status (GPIORIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0x414

Type RO, reset 0x0000.0000



Bivrieid	name	туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	RIS	RO	0x00	GPIO Interrupt Raw Status

Reflects the status of interrupt trigger condition detection on pins (raw, prior to masking).

The RIS values are defined as follows:

- 0 Corresponding pin interrupt requirements not met.
- 1 Corresponding pin interrupt has met requirements.

## Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.


**GPIOMIS** is the state of the interrupt after masking.

### GPIO Masked Interrupt Status (GPIOMIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0x418

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	MIS	RO	0x00	GPIO Masked Interrupt Status

Masked value of interrupt due to corresponding pin.

The MIS values are defined as follows:

- 0 Corresponding GPIO line interrupt not active.
- 1 Corresponding GPIO line asserting interrupt.


# Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.

### GPIO Interrupt Clear (GPIOICR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0x41C Type W1C, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IC	W1C	0x00	GPIO Interrupt Clear

The IC values are defined as follows:

Value Description

- 0 Corresponding interrupt is unaffected.
- Corresponding interrupt is cleared.

### Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.

Important: All GPIO pins are inputs by default (GPIODIR=0 and GPIOAFSEL=0), with the exception of the five JTAG pins (PB7 and PC[3:0]). The JTAG pins default to their JTAG functionality (GPIOAFSEL=1). A Power-On-Reset (POR) or asserting an external reset (RST) puts both groups of pins back to their default state.

While debugging systems where PB7 is being used as a GPIO, care must be taken to ensure that a Low value is not applied to the pin when the part is reset. Because PB7 reverts to the  $\overline{\texttt{TRST}}$  function after reset, a Low value on the pin causes the JTAG controller to be reset, resulting in a loss of JTAG communication.


Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply  $\overline{\text{RST}}$  or power-cycle the part.

It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris<sup>®</sup> microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

#### GPIO Alternate Function Select (GPIOAFSEL)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0x420 Type R/W, reset



31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Type	Reset	Description
7:0	AFSEL	R/W	-	GPIO Alternate Function Select
				The AESEL values are defined as follows:

#### Value Description

- 0 Software control of corresponding GPIO line (GPIO mode).
- 1 Hardware control of corresponding GPIO line (alternate hardware function).

#### Note:

The default reset value for the **GPIOAFSEL** register is 0x0000.0000 for all GPIO pins, with the exception of the five JTAG pins (PB7 and PC[3:0]). These five pins default to JTAG functionality. Because of this, the default reset value of **GPIOAFSEL** for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

### Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500


The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

#### GPIO 2-mA Drive Select (GPIODR2R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0x500

Type R/W, reset 0x0000.00FF



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DRV2	R/W	0xFF	Output Pad 2-mA Drive Enable

A write of 1 to either **GPIODR4[n]** or **GPIODR8[n]** clears the corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write.

## Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504


The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

#### GPIO 4-mA Drive Select (GPIODR4R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0x504

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DRV4	R/W	0x00	Output Pad 4-mA Drive Enable

A write of 1 to either **GPIODR2[n]** or **GPIODR8[n]** clears the corresponding 4-mA enable bit. The change is effective on the second clock cycle after the write.

## Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508


The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

#### GPIO 8-mA Drive Select (GPIODR8R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0x508

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DRV8	R/W	0x00	Output Pad 8-mA Drive Enable

A write of 1 to either **GPIODR2[n]** or **GPIODR4[n]** clears the corresponding 8-mA enable bit. The change is effective on the second clock cycle after the write.


## Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Enable (GPIODEN)** register (see page 227). Corresponding bits in the drive strength registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open-drain input if the corresponding bit in the **GPIODIR** register is cleared. If open drain is selected while the GPIO is configured as an input, the GPIO will remain an input and the open-drain selection has no effect until the GPIO is changed to an output.

### GPIO Open Drain Select (GPIOODR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0x50C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	ODE	R/W	0x00	Output Pad Open Drain Enable

The ODE values are defined as follows:

### Value Description

- 0 Open drain configuration is disabled.
- 1 Open drain configuration is enabled.

## Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510


The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 225).

### GPIO Pull-Up Select (GPIOPUR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0x510

Type R/W, reset 0x0000.00FF



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PUE	R/W	0xFF	Pad Weak Pull-Up Enable

A write of 1 to **GPIOPDR[n]** clears the corresponding **GPIOPUR[n]** enables. The change is effective on the second clock cycle after the write.

## Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514


The GPIOPDR register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in GPIOPDR automatically clears the corresponding bit in the GPIO Pull-Up Select (GPIOPUR) register (see page 224).

### GPIO Pull-Down Select (GPIOPDR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0x514

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PDF	R/W	0x00	Pad Weak Pull-Down Enable

A write of 1 to GPIOPUR[n] clears the corresponding GPIOPDR[n] enables. The change is effective on the second clock cycle after the write.


### Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 222).

### GPIO Slew Rate Control Select (GPIOSLR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0x518

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	SRL	R/W	0x00	Slew Rate Limit Enable (8-mA drive only)

The SRL values are defined as follows:

#### Value Description

- Slew rate control disabled.
- Slew rate control enabled.

# Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C


Note: Pins configured as digital inputs are Schmitt-triggered.

The **GPIODEN** register is the digital enable register. By default, all GPIO signals are configured as digital inputs at reset. If a pin is being used as a GPIO or its Alternate Hardware Function, it should be configured as a digital input. The only time that a pin should not be configured as a digital input is when the GPIO pin is configured to be one of the analog input signals for the analog comparators.

#### GPIO Digital Enable (GPIODEN)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0x51C

Type R/W, reset 0x0000.00FF



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DEN	R/W	0xFF	Digital Enable

The  ${\tt DEN}$  values are defined as follows:

### Value Description

- 0 Digital functions disabled.
- 1 Digital functions enabled.

## Register 19: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

### GPIO Peripheral Identification 4 (GPIOPeriphID4)

PID4

RO


0x00

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0xFD0

7:0

Type RO, reset 0x0000.0000



preserved across a read-modify-write operation.

GPIO Peripheral ID Register[7:0]

## Register 20: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

### GPIO Peripheral Identification 5 (GPIOPeriphID5)

PID5

RO


0x00

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0xFD4

7:0

Type RO, reset 0x0000.0000



GPIO Peripheral ID Register[15:8]

## Register 21: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

### GPIO Peripheral Identification 6 (GPIOPeriphID6)

PID6

RO


0x00

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0xFD8

7:0

Type RO, reset 0x0000.0000



preserved across a read-modify-write operation.

GPIO Peripheral ID Register[23:16]

## Register 22: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 7 (GPIOPeriphID7)

PID7

RO


0x00

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0xFDC

7:0

Type RO, reset 0x0000.0000



GPIO Peripheral ID Register[31:24]

## Register 23: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0


The GPIOPeriphID0, GPIOPeriphID1, GPIOPeriphID2, and GPIOPeriphID3 registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

### GPIO Peripheral Identification 0 (GPIOPeriphID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0xFE0

Type RO, reset 0x0000.0061



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x61	GPIO Peripheral ID Register[7:0]


# Register 24: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The GPIOPeriphID0, GPIOPeriphID1, GPIOPeriphID2, and GPIOPeriphID3 registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0xFE4

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0x00	GPIO Peripheral ID Register[15:8]

## Register 25: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8


The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

### GPIO Peripheral Identification 2 (GPIOPeriphID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0xFE8

Type RO, reset 0x0000.0018



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x18	GPIO Peripheral ID Register[23:16]

# Register 26: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC


The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0xFEC

Type RO, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x01	GPIO Peripheral ID Register[31:24]

# Register 27: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0


The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

### GPIO PrimeCell Identification 0 (GPIOPCellID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0xFF0

Type RO, reset 0x0000.000D



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	GPIO PrimeCell ID Register[7:0]

# Register 28: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4


The GPIOPCeIIID1, GPIOPCeIIID2, and GPIOPCeIIID3 registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

### GPIO PrimeCell Identification 1 (GPIOPCellID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0xFF4

Type RO, reset 0x0000.00F0



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	GPIO PrimeCell ID Register[15:8]

## Register 29: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8


The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

### GPIO PrimeCell Identification 2 (GPIOPCellID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0xFF8

Type RO, reset 0x0000.0005



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x05	GPIO PrimeCell ID Register[23:16]

# Register 30: GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC


The GPIOPCeIIID1, GPIOPCeIIID2, and GPIOPCeIIID3 registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

### GPIO PrimeCell Identification 3 (GPIOPCellID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000

Offset 0xFFC

Type RO, reset 0x0000.00B1



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	GPIO PrimeCell ID Register[31:24]

# 8 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris<sup>®</sup> General-Purpose Timer Module (GPTM) contains two GPTM blocks (Timer0 and Timer1). Each GPTM block provides two 16-bit timers/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

The GPT Module is one timing resource available on the Stellaris microcontrollers. Other timer resources include the System Timer (SysTick) (see 77).

The General-Purpose Timers provide the following features:

- Two General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers/counters. Each GPTM can be configured to operate independently:
  - As a single 32-bit timer
  - As one 32-bit Real-Time Clock (RTC) to event capture
  - For Pulse Width Modulation (PWM)
- 32-bit Timer modes
  - Programmable one-shot timer
  - Programmable periodic timer
  - Real-Time Clock when using an external 32.768-KHz clock as the input
  - User-enabled stalling when the controller asserts CPU Halt flag during debug
- 16-bit Timer modes
  - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
  - Programmable one-shot timer
  - Programmable periodic timer
  - User-enabled stalling when the controller asserts CPU Halt flag during debug
- 16-bit Input Capture modes
  - Input edge count capture
  - Input edge time capture
- 16-bit PWM mode
  - Simple PWM mode with software-programmable output inversion of the PWM signal

# 8.1 Block Diagram

**Note:** In Figure 8-1 on page 241, the specific CCP pins available depend on the Stellaris device. See Table 8-1 on page 241 for the available CCPs.




Figure 8-1. GPTM Module Block Diagram

Table 8-1. Available CCP Pins

Timer	16-Bit Up/Down Counter	Even CCP Pin	Odd CCP Pin
Timer 0	TimerA	CCP0	-
	TimerB	-	-
Timer 1	TimerA	-	-
	TimerB	-	-

# 8.2 Signal Description

Table 8-2 on page 241, Table 8-3 on page 242 and Table 8-4 on page 242 list the external signals of the GP Timer module and describe the function of each. The GP Timer signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Assignment" lists the possible GPIO pin placements for these GP Timer signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 218) should be set to choose the GP Timer function. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 197.

Table 8-2. General-Purpose Timers Signals (28SOIC)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
32KHz	20	I	TTL	32-KHz input to the timer.
CCP0	19	I/O	TTL	Capture/Compare/PWM 0.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 8-3. General-Purpose Timers Signals (48QFP)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
32KHz	30	1	TTL	32-KHz input to the timer.
CCP0	29	I/O	TTL	Capture/Compare/PWM 0.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 8-4. General-Purpose Timers Signals (48QFN)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
32KHz	30	I	TTL	32-KHz input to the timer.
CCP0	29	I/O	TTL	Capture/Compare/PWM 0.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

### 8.3 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 252), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 253), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 255). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

### 8.3.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the GPTM TimerA Interval Load (GPTMTAILR) register (see page 266) and the GPTM TimerB Interval Load (GPTMTBILR) register (see page 267). The prescale counters are initialized to 0x00: the GPTM TimerA Prescale (GPTMTAPR) register (see page 270) and the GPTM TimerB Prescale (GPTMTBPR) register (see page 271).

### 8.3.2 32-Bit Timer Operating Modes

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- GPTM TimerA Interval Load (GPTMTAILR) register [15:0], see page 266
- GPTM TimerB Interval Load (GPTMTBILR) register [15:0], see page 267
- GPTM TimerA (GPTMTAR) register [15:0], see page 274
- **GPTM TimerB (GPTMTBR)** register [15:0], see page 275

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

```
GPTMTBILR[15:0]:GPTMTAILR[15:0]
```

Likewise, a read access to **GPTMTAR** returns the value:

```
GPTMTBR[15:0]:GPTMTAR[15:0]
```

#### 8.3.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 253), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 257), the timer begins counting down from its preloaded value. Once the 0x0000.0000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and triggers when it reaches the 0x000.0000 state. The GPTM sets the TATORIS bit in the GPTM Raw Interrupt Status (GPTMRIS) register (see page 262), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 264). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTMIMR) register (see page 260), the GPTM also sets the TATOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 263).

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is set, the timer freezes counting while the processor is halted by the debugger. The timer resumes counting when the processor resumes execution.

### 8.3.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is loaded with a value of 0x0000.0001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 268) by the controller.

The input clock on an even CCP input is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

The 32KHz pin is dedicated to the 32-bit RTC function, and the input clock is 32.768 KHz.

When software writes the TAEN bit inthe **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x0000.0001. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, it rolls over to a value of 0x0000.0000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMRIS**. If the RTC interrupt is enabled in **GPTMIMR**, the GPTM also sets the RTCMIS bit in **GPTMMIS** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

### 8.3.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 252). This section describes each of the GPTM 16-bit modes of operation. TimerA and TimerB have identical modes, so a single description is given using an **n** to reference both.

#### 8.3.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the  $\mathtt{TnMR}$  field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale (GPTMTnPR)** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTnILR** and **GPTMTnPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTMIMR**, the GPTM also sets the TnTOMIS bit in **GPTMISR** and generates a controller interrupt.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the  ${\tt TnSTALL}$  bit in the **GPTMCTL** register is set, the timer freezes counting while the processor is halted by the debugger. The timer resumes counting when the processor resumes execution.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 20-MHz clock with Tc=20 ns (clock period).

Prescale	#Clock (T c) <sup>a</sup>	Max Time	Units
00000000	1	3.2768	mS
0000001	2	6.554	mS
0000010	3	9.8302	mS
11111101	254	832.3073	mS
11111110	255	835.584	mS
11111111	256	838.8608	mS

a. Tc is the clock period.

### 8.3.3.2 16-Bit Input Edge Count Mode

**Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling-edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.

**Note:** The prescaler is not available in 16-Bit Input Edge Count mode.

In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the GPTMTnMR register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the GPTMCTL register. During initialization, the GPTM Timern Match (GPTMTnMATCHR) register is configured so that the difference between the value in the GPTMTnILR register and the GPTMTnMATCHR register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked).

The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 8-2 on page 245 shows how input edge count mode works. In this case, the timer start value is set to **GPTMTnILR** =0x000A and the match value is set to **GPTMTnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMTnMATCHR** register.




Figure 8-2. 16-Bit Input Edge Count Mode Example

### 8.3.3.3 16-Bit Input Edge Time Mode

**Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.

**Note:** The prescaler is not available in 16-Bit Input Edge Time mode.

In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). The timer is capable of capturing three types of events: rising edge, falling edge, or both. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCTL** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current Tn counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the  $\mathtt{TnEN}$  bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMTnILR** register.

Figure 8-3 on page 246 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).




Figure 8-3. 16-Bit Input Edge Time Mode Example

#### 8.3.3.4 16-Bit PWM Mode

**Note:** The prescaler is not available in 16-Bit PWM mode.

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. In this mode, the PWM frequency and period are synchronous events and therefore guaranteed to be glitch free. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from

**GPTMTnILR** and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMTnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 8-4 on page 247 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMTnIRL**=0xC350 and the match value is **GPTMTnMATCHR**=0x411A.




Figure 8-4. 16-Bit PWM Mode Example

# 8.4 Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the TIMERO and TIMER1 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

### 8.4.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the **GPTM Configuration Register (GPTMCFG)** with a value of 0x0.

- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
  - a. Write a value of 0x1 for One-Shot mode.
  - **b.** Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- 5. If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the **GPTMCTL** register to enable the timer and start counting.
- 7. Poll the TATORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7 on page 248. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

### 8.4.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on an even CCP input. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the GPTM asserts the RTCRIS bit in the **GPTMRIS** register and continues counting until Timer A is disabled or a hardware reset. The interrupt is cleared by writing the RTCCINT bit in the **GPTMICR** register.

#### 8.4.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the GPTM Timer Mode (GPTMTnMR) register:
  - **a.** Write a value of 0x1 for One-Shot mode.
  - **b.** Write a value of 0x2 for Periodic mode.
- If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).

- 5. Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the Thtolm bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 7. Set the TnEN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.
- 8. Poll the Thtoris bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the Thtocint bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8 on page 249. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

### 8.4.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- **4.** Configure the type of event(s) that the timer captures by writing the Tnevent field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TnEN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the **GPTM** Interrupt Clear (GPTMICR) register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 249 through step 9 on page 249.

### 8.4.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.

- **4.** Configure the type of event that the timer captures by writing the Tnevent field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the THEN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and start counting.
- 8. Poll the Cners bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the Cnecint bit of the GPTM Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the GPTM Timern (GPTMTnR) register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

#### 8.4.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the **GPTM Timer Mode (GPTMTnMR)** register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- **4.** Configure the output state of the PWM signal (whether or not it is inverted) in the TnPWML field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.
- 7. Set the TnEN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

# 8.5 Register Map

Table 8-6 on page 251 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

Timer0: 0x4003.0000Timer1: 0x4003.1000

Note that the Timer module clock must be enabled before the registers can be programmed (see page 168). There must be a delay of 3 system clocks after the Timer module clock is enabled before any Timer module registers are accessed.

Table 8-6. Timers Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPTMCFG	R/W	0x0000.0000	GPTM Configuration	252
0x004	GPTMTAMR	R/W	0x0000.0000	GPTM TimerA Mode	253
800x0	GPTMTBMR	R/W	0x0000.0000	GPTM TimerB Mode	255
0x00C	GPTMCTL	R/W	0x0000.0000	GPTM Control	257
0x018	GPTMIMR	R/W	0x0000.0000	GPTM Interrupt Mask	260
0x01C	GPTMRIS	RO	0x0000.0000	GPTM Raw Interrupt Status	262
0x020	GPTMMIS	RO	0x0000.0000	GPTM Masked Interrupt Status	263
0x024	GPTMICR	W1C	0x0000.0000	GPTM Interrupt Clear	264
0x028	GPTMTAILR	R/W	0xFFFF.FFFF	GPTM TimerA Interval Load	266
0x02C	GPTMTBILR	R/W	0x0000.FFFF	GPTM TimerB Interval Load	267
0x030	GPTMTAMATCHR	R/W	0xFFFF.FFFF	GPTM TimerA Match	268
0x034	GPTMTBMATCHR	R/W	0x0000.FFFF	GPTM TimerB Match	269
0x038	GPTMTAPR	R/W	0x0000.0000	GPTM TimerA Prescale	270
0x03C	GPTMTBPR	R/W	0x0000.0000	GPTM TimerB Prescale	271
0x040	GPTMTAPMR	R/W	0x0000.0000	GPTM TimerA Prescale Match	272
0x044	GPTMTBPMR	R/W	0x0000.0000	GPTM TimerB Prescale Match	273
0x048	GPTMTAR	RO	0xFFFF.FFFF	GPTM TimerA	274
0x04C	GPTMTBR	RO	0x0000.FFFF	GPTM TimerB	275

# 8.6 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.


# Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

### GPTM Configuration (GPTMCFG)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	GPTMCFG	R/W	0x0	GPTM Configuration

The GPTMCFG values are defined as follows:

Value Description

0x0 32-bit timer configuration.

32-bit real-time clock (RTC) counter configuration. 0x1

0x2 Reserved 0x3 Reserved

0x4-0x7 16-bit timer configuration, function is controlled by bits 1:0 of **GPTMTAMR** and **GPTMTBMR**.

## Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

#### GPTM TimerA Mode (GPTMTAMR)


Name

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000

Offset 0x004

Bit/Field

Type R/W, reset 0x0000.0000



Description

31:4	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	TAAMS	R/W	0	GPTM TimerA Alternate Mode Select
				The TAAMS values are defined as follows:

Reset

Value Description

0 Capture mode is enabled.

1 PWM mode is enabled.

**Note:** To enable PWM mode, you must also clear the TACMR bit and set the TAMR field to 0x2.

2 TACMR R/W 0 GPTM TimerA Capture Mode

Type

The TACMR values are defined as follows:

Value Description

0 Edge-Count mode

1 Edge-Time mode

Bit/Field	Name	Туре	Reset	Description
1:0	TAMR	R/W	0x0	GPTM TimerA Mode
				The TAMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The Timer mode is based on the timer configuration defined by bits 2:0 in the <b>GPTMCFG</b> register (16-or 32-bit).
				In 16-bit timer configuration, ${\tt TAMR}$ controls the 16-bit timer modes for TimerA.
				In 32-bit timer configuration, this register controls the mode and the contents of <b>GPTMTBMR</b> are ignored.

## Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

#### GPTM TimerB Mode (GPTMTBMR)


Name

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000

Offset 0x008

Bit/Field

Type R/W, reset 0x0000.0000



Description

31:4	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	TBAMS	R/W	0	GPTM TimerB Alternate Mode Select
				The TBAMS values are defined as follows:

Reset

Value Description

0 Capture mode is enabled.

1 PWM mode is enabled.

**Note:** To enable PWM mode, you must also clear the TBCMR bit and set the TBMR field to 0x2.

2 TBCMR R/W 0 GPTM TimerB Capture Mode

Type

The TBCMR values are defined as follows:

Value Description

0 Edge-Count mode

1 Edge-Time mode

Bit/Field	Name	Туре	Reset	Description
1:0	TBMR	R/W	0x0	GPTM TimerB Mode
				The TBMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The timer mode is based on the timer configuration defined by bits 2:0 in the <b>GPTMCFG</b> register.
				In 16-bit timer configuration, these bits control the 16-bit timer modes for TimerB.
				In 32-bit timer configuration, this register's contents are ignored and <b>GPTMTAMR</b> is used.

## Register 4: GPTM Control (GPTMCTL), offset 0x00C


This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall.

#### GPTM Control (GPTMCTL)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000

Offset 0x00C

Type R/W, reset 0x0000.0000



0x2 Reserved0x3 Both edges

Bit/Field	Name	Туре	Reset	Description
9	TBSTALL	R/W	0	GPTM Timer B Stall Enable
				The TBSTALL values are defined as follows:
				Value Description
				Timer B continues counting while the processor is halted by the debugger.
				1 Timer B freezes counting while the processor is halted by the debugger.
				If the processor is executing normally, the TBSTALL bit is ignored.
8	TBEN	R/W	0	GPTM TimerB Enable
				The TBEN values are defined as follows:
				Value Description
				0 TimerB is disabled.
				1 TimerB is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	TAPWML	R/W	0	GPTM TimerA PWM Output Level
				The TAPWML values are defined as follows:
				Value Description
				Output is unaffected.
				1 Output is inverted.
5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	RTCEN	R/W	0	GPTM RTC Enable
	NI OLIV		ŭ	The RTCEN values are defined as follows:
				Value Description
				0 RTC counting is disabled.
				1 RTC counting is enabled.
3:2	TAEVENT	R/W	0x0	GPTM TimerA Event Mode
				The TAEVENT values are defined as follows:
				Value Description
				0x0 Positive edge
				0x1 Negative edge
				0x2 Reserved
				0x3 Both edges

Bit/Field	Name	Type	Reset	Description
1	TASTALL	R/W	0	GPTM Timer A Stall Enable The TASTALL values are defined as follows:
				Value Description
				Timer A continues counting while the processor is halted by the debugger.
				Timer A freezes counting while the processor is halted by the debugger.
				If the processor is executing normally, the ${\tt TASTALL}$ bit is ignored.
0	TAEN	R/W	0	GPTM TimerA Enable
				The TAEN values are defined as follows:

Value Description

- 0 TimerA is disabled.
- 1 TimerA is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.

## Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018


This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

#### **GPTM Interrupt Mask (GPTMIMR)**

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000

Offset 0x018

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
3	RTCIM	R/W	0	GPTM RTC Interrupt Mask The RTCIM values are defined as follows:
				Value Description  0 Interrupt is disabled.  1 Interrupt is enabled.
2	CAEIM	R/W	0	GPTM CaptureA Event Interrupt Mask The CAEIM values are defined as follows:
				Value Description  0 Interrupt is disabled.  1 Interrupt is enabled.
1	CAMIM	R/W	0	GPTM CaptureA Match Interrupt Mask The CAMIM values are defined as follows:
				Value Description  0 Interrupt is disabled.  1 Interrupt is enabled.
0	TATOIM	R/W	0	GPTM TimerA Time-Out Interrupt Mask The TATOIM values are defined as follows:
				Value Description  0 Interrupt is disabled.  1 Interrupt is enabled.


# Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the GPTMIMR register. Each bit can be cleared by writing a 1 to its corresponding bit in GPTMICR.

## GPTM Raw Interrupt Status (GPTMRIS)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x01C

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:11	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	CBERIS	RO	0	GPTM CaptureB Event Raw Interrupt This is the CaptureB Event interrupt status prior to masking.
9	CBMRIS	RO	0	GPTM CaptureB Match Raw Interrupt This is the CaptureB Match interrupt status prior to masking.
8	TBTORIS	RO	0	GPTM TimerB Time-Out Raw Interrupt This is the TimerB time-out interrupt status prior to masking.
7:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	RTCRIS	RO	0	GPTM RTC Raw Interrupt This is the RTC Event interrupt status prior to masking.
2	CAERIS	RO	0	GPTM CaptureA Event Raw Interrupt This is the CaptureA Event interrupt status prior to masking.
1	CAMRIS	RO	0	GPTM CaptureA Match Raw Interrupt This is the CaptureA Match interrupt status prior to masking.
0	TATORIS	RO	0	GPTM TimerA Time-Out Raw Interrupt This the TimerA time-out interrupt status prior to masking.

## Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020


This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

#### **GPTM Masked Interrupt Status (GPTMMIS)**

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000

Offset 0x020

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:11	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	CBEMIS	RO	0	GPTM CaptureB Event Masked Interrupt This is the CaptureB event interrupt status after masking.
9	CBMMIS	RO	0	GPTM CaptureB Match Masked Interrupt This is the CaptureB match interrupt status after masking.
8	TBTOMIS	RO	0	GPTM TimerB Time-Out Masked Interrupt This is the TimerB time-out interrupt status after masking.
7:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	RTCMIS	RO	0	GPTM RTC Masked Interrupt This is the RTC event interrupt status after masking.
2	CAEMIS	RO	0	GPTM CaptureA Event Masked Interrupt This is the CaptureA event interrupt status after masking.
1	CAMMIS	RO	0	GPTM CaptureA Match Masked Interrupt This is the CaptureA match interrupt status after masking.
0	TATOMIS	RO	0	GPTM TimerA Time-Out Masked Interrupt This is the TimerA time-out interrupt status after masking.

## Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

#### GPTM Interrupt Clear (GPTMICR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000

Offset 0x024


7:4

reserved

RO

0x0

Type W1C, reset 0x0000.0000



Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be

preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
3	RTCCINT	W1C	0	GPTM RTC Interrupt Clear The RTCCINT values are defined as follows:
				Value Description  O The interrupt is unaffected.  1 The interrupt is cleared.
2	CAECINT	W1C	0	GPTM CaptureA Event Interrupt Clear The CAECINT values are defined as follows:
				Value Description  0 The interrupt is unaffected.  1 The interrupt is cleared.
1	CAMCINT	W1C	0	GPTM CaptureA Match Interrupt Clear The CAMCINT values are defined as follows:
				Value Description  O The interrupt is unaffected.  1 The interrupt is cleared.
0	TATOCINT	W1C	0	GPTM TimerA Time-Out Interrupt Clear The TATOCINT values are defined as follows:
				Value Description  0 The interrupt is unaffected.  1 The interrupt is cleared.

## Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028


This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, GPTMTAILR appears as a 32-bit register (the upper 16-bits correspond to the contents of the GPTM TimerB Interval Load (GPTMTBILR) register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of GPTMTBILR.

#### GPTM TimerA Interval Load (GPTMTAILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000

Offset 0x028

Type R/W, reset 0xFFFF.FFF



31:16	TAILRH	R/W	0xFFFF	GPTM TimerA Interval Load Register High
				When configured for 32-bit mode via the <b>GPTMCFG</b> register, the <b>GPTM TimerB Interval Load (GPTMTBILR)</b> register loads this value on a write. A read returns the current value of <b>GPTMTBILR</b> .

In 16-bit mode, this field reads as 0 and does not have an effect on the state of GPTMTBILR.

**TAILRL** R/W 0xFFFF 15:0 **GPTM TimerA Interval Load Register Low** 

For both 16- and 32-bit modes, writing this field loads the counter for

TimerA. A read returns the current value of **GPTMTAILR**.


## Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C

This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of TimerB and ignores writes.

#### GPTM TimerB Interval Load (GPTMTBILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x02C

Type R/W, reset 0x0000.FFFF



Bit/Field	Name	туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	TRII RI	R/W	0xFFFF	GPTM TimerB Interval Load Register

When the GPTM is not configured as a 32-bit timer, a write to this field updates **GPTMTBILR**. In 32-bit mode, writes are ignored, and reads return the current value of **GPTMTBILR**.

## Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.


#### GPTM TimerA Match (GPTMTAMATCHR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000

Offset 0x030

Bit/Field

Type R/W, reset 0xFFFF.FFFF



Description

31:16	TAMRH	R/W	0xFFFF	GPTM TimerA Match Register High
				9 9

Reset

Type

When configured for 32-bit Real-Time Clock (RTC) mode via the **GPTMCFG** register, this value is compared to the upper half of **GPTMTAR**, to determine match events.

In 16-bit mode, this field reads as 0 and does not have an effect on the state of **GPTMTBMATCHR**.

15:0 TAMRL R/W 0xFFFF

Name

**GPTM TimerA Match Register Low** 

When configured for 32-bit Real-Time Clock (RTC) mode via the **GPTMCFG** register, this value is compared to the lower half of **GPTMTAR**, to determine match events.

When configured for PWM mode, this value along with **GPTMTAILR**, determines the duty cycle of the output PWM signal.

When configured for Edge Count mode, this value along with **GPTMTAILR**, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTAILR** minus this value.


## Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034

This register is used in 16-bit PWM and Input Edge Count modes.

#### GPTM TimerB Match (GPTMTBMATCHR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x034

Type R/W, reset 0x0000.FFFF



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	TBMRL	R/W	0xFFFF	GPTM TimerB Match Register Low

When configured for PWM mode, this value along with **GPTMTBILR**, determines the duty cycle of the output PWM signal.

When configured for Edge Count mode, this value along with **GPTMTBILR**, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTBILR** minus this value.


## Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

#### GPTM TimerA Prescale (GPTMTAPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x038

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	TAPSR	R/W	0x00	GPTM TimerA Prescale

The register loads this value on a write. A read returns the current value of the register.

Refer to Table 8-5 on page 244 for more details and an example.


## Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

#### GPTM TimerB Prescale (GPTMTBPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x03C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	TBPSR	R/W	0x00	GPTM TimerB Prescale

The register loads this value on a write. A read returns the current value of this register.

Refer to Table 8-5 on page 244 for more details and an example.


## Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register effectively extends the range of GPTMTAMATCHR to 24 bits when operating in 16-bit one-shot or periodic mode.

#### GPTM TimerA Prescale Match (GPTMTAPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x040

Type R/W, reset 0x0000.0000



Bit/Field	name	туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	TAPSMR	R/W	0x00	GPTM TimerA Prescale Match

This value is used alongside **GPTMTAMATCHR** to detect timer match events while using a prescaler.


## Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register effectively extends the range of GPTMTBMATCHR to 24 bits when operating in 16-bit one-shot or periodic mode.

#### GPTM TimerB Prescale Match (GPTMTBPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x044

Type R/W, reset 0x0000.0000



Bit/Field	name	туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	TRPSMR	R/W	0x00	GPTM TimerB Prescale Match

This value is used alongside **GPTMTBMATCHR** to detect timer match events while using a prescaler.


# Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the number of edges that have occurred.

#### GPTM TimerA (GPTMTAR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x048

Type RO, reset 0xFFFF.FFFF



Bit/Field	Name	Type	Reset	Description
31:16	TARH	RO	0xFFFF	GPTM TimerA Register High
				If the <b>GPTMCFG</b> is in a 32-bit mode, TimerB value is read. If the <b>GPTMCFG</b> is in a 16-bit mode, this is read as zero.
15:0	TARL	RO	0xFFFF	GPTM TimerA Register Low

A read returns the current value of the **GPTM TimerA Count Register**, except in Input Edge-Count mode, when it returns the number of edges that have occurred.


# Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the number of edges that have occurred.

#### GPTM TimerB (GPTMTBR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x04C

Type RO, reset 0x0000.FFFF



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	TBRL	RO	0xFFFF	GPTM TimerB

A read returns the current value of the GPTM TimerB Count Register, except in Input Edge-Count mode, when it returns the number of edges that have occurred.

# 9 Watchdog Timer

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.


The Stellaris® Watchdog Timer module has the following features:

- 32-bit down counter with a programmable load register
- Separate watchdog clock with an enable
- Programmable interrupt generation logic with interrupt masking
- Lock register protection from runaway software
- Reset generation logic with an enable/disable
- User-enabled stalling when the controller asserts the CPU Halt flag during debug

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

## 9.1 Block Diagram

Figure 9-1. WDT Module Block Diagram



# 9.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the **WDTLOAD** register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

## 9.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the WDTLOAD register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

## 9.4 Register Map

Table 9-1 on page 278 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x4000.0000.

Table 9-1. Watchdog Timer Register Map

Offset	Name	Type	Reset	Description	See page
0x000	WDTLOAD	R/W	0xFFFF.FFFF	Watchdog Load	280
0x004	WDTVALUE	RO	0xFFFF.FFFF	Watchdog Value	281
800x0	WDTCTL	R/W	0x0000.0000	Watchdog Control	282
0x00C	WDTICR	WO	-	Watchdog Interrupt Clear	283
0x010	WDTRIS	RO	0x0000.0000	Watchdog Raw Interrupt Status	284
0x014	WDTMIS	RO	0x0000.0000	Watchdog Masked Interrupt Status	285
0x418	WDTTEST	R/W	0x0000.0000	Watchdog Test	286
0xC00	WDTLOCK	R/W	0x0000.0000	Watchdog Lock	287
0xFD0	WDTPeriphID4	RO	0x0000.0000	Watchdog Peripheral Identification 4	288
0xFD4	WDTPeriphID5	RO	0x0000.0000	Watchdog Peripheral Identification 5	289
0xFD8	WDTPeriphID6	RO	0x0000.0000	Watchdog Peripheral Identification 6	290
0xFDC	WDTPeriphID7	RO	0x0000.0000	Watchdog Peripheral Identification 7	291
0xFE0	WDTPeriphID0	RO	0x0000.0005	Watchdog Peripheral Identification 0	292
0xFE4	WDTPeriphID1	RO	0x0000.0018	Watchdog Peripheral Identification 1	293
0xFE8	WDTPeriphID2	RO	0x0000.0018	Watchdog Peripheral Identification 2	294

Table 9-1. Watchdog Timer Register Map (continued)

Offset	Name	Type	Reset	Description	See page
0xFEC	WDTPeriphID3	RO	0x0000.0001	Watchdog Peripheral Identification 3	295
0xFF0	WDTPCellID0	RO	0x0000.000D	Watchdog PrimeCell Identification 0	296
0xFF4	WDTPCellID1	RO	0x0000.00F0	Watchdog PrimeCell Identification 1	297
0xFF8	WDTPCellID2	RO	0x0000.0005	Watchdog PrimeCell Identification 2	298
0xFFC	WDTPCellID3	RO	0x0000.00B1	Watchdog PrimeCell Identification 3	299

# 9.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.


## Register 1: Watchdog Load (WDTLOAD), offset 0x000

This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.

#### Watchdog Load (WDTLOAD)

Base 0x4000.0000

Offset 0x000 Type R/W, reset 0xFFFF.FFF



Bit/Field Name Type Reset Description

31:0 WDTLoad R/W 0xFFF.FFFF Watchdog Load Value


# Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.

### Watchdog Value (WDTVALUE)

Base 0x4000.0000 Offset 0x004

Type RO, reset 0xFFFF.FFF



Bit/Field Name Type Reset Description

31:0 WDTValue RO 0xFFF.FFFF Watchdog Value

Current value of the 32-bit down counter.

## Register 3: Watchdog Control (WDTCTL), offset 0x008


This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.

When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

#### Watchdog Control (WDTCTL)

Base 0x4000.0000 Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	RESEN	R/W	0	Watchdog Reset Enable The RESEN values are defined as follows:
				Value Description  0 Disabled.  1 Enable the Watchdog module reset output.
0	INTEN	R/W	0	Watchdog Interrupt Enable

Value Description

The INTEN values are defined as follows:


- 0 Interrupt event disabled (once this bit is set, it can only be cleared by a hardware reset).
- 1 Interrupt event enabled. Once enabled, all writes are ignored.

# Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.

### Watchdog Interrupt Clear (WDTICR)

Base 0x4000.0000 Offset 0x00C Type WO, reset -




Bit/Field	Name	Type	Reset	Description
31:0	WDTIntClr	WO	-	Watchdog Interrupt Clear

## Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

### Watchdog Raw Interrupt Status (WDTRIS)

Base 0x4000.0000 Offset 0x010 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	WDTRIS	RO	0	Watchdog Raw Interrupt Status

Gives the raw interrupt state (prior to masking) of WDTINTR.

# Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

#### Watchdog Masked Interrupt Status (WDTMIS)

Base 0x4000.0000 Offset 0x014 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	WDTMIS	RO	0	Watchdog Masked Interrupt Status


Gives the masked interrupt state (after masking) of the WDTINTR interrupt.

## Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

## Watchdog Test (WDTTEST)

Base 0x4000.0000 Offset 0x418 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:9	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	STALL	R/W	0	Watchdog Stall Enable When set to 1, if the Stellaris microcontroller is stopped with a debugger, the watchdog timer stops counting. Once the microcontroller is restarted, the watchdog timer resumes counting.
7:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


## Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).

### Watchdog Lock (WDTLOCK)

Base 0x4000.0000 Offset 0xC00

Type R/W, reset 0x0000.0000



A write of the value 0x1ACC.E551 unlocks the watchdog registers for write access. A write of any other value reapplies the lock, preventing any register updates.

A read of this register returns the following values:


Value Description
0x0000.0001 Locked
0x0000.0000 Unlocked

## Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 4 (WDTPeriphID4)

Base 0x4000.0000 Offset 0xFD0 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID4	RO	0x00	WDT Peripheral ID Register[7:0]

### Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 5 (WDTPeriphID5)

Base 0x4000.0000




### Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 6 (WDTPeriphID6)

Base 0x4000.0000

Offset 0xFD8
Type RO, reset 0x0000.0000




### Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 7 (WDTPeriphID7)

Base 0x4000.0000



### Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 0 (WDTPeriphID0)

PID0


RO

0x05

Base 0x4000.0000

7:0

Offset 0xFE0
Type RO, reset 0x0000.0005




Watchdog Peripheral ID Register[7:0]

### Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 1 (WDTPeriphID1)

Base 0x4000.0000



### Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 2 (WDTPeriphID2)

PID2


RO

0x18

Base 0x4000.0000

7:0

Offset 0xFE8
Type RO, reset 0x0000.0018




Watchdog Peripheral ID Register[23:16]

### Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 3 (WDTPeriphID3)

Base 0x4000.0000




### Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 0 (WDTPCellID0)

Base 0x4000.0000 Offset 0xFF0 Type RO, reset 0x0000.000D



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	Watchdog PrimeCell ID Register[7:0]

### Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 1 (WDTPCellID1)

Base 0x4000.0000 Offset 0xFF4 Type RO, reset 0x0000.00F0




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	Watchdog PrimeCell ID Register[15:8]

### Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 2 (WDTPCellID2)

Base 0x4000.0000 Offset 0xFF8 Type RO, reset 0x0000.0005




Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x05	Watchdog PrimeCell ID Register[23:16]

### Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 3 (WDTPCellID3)

Base 0x4000.0000 Offset 0xFFC Type RO, reset 0x0000.00B1



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	Watchdog PrimeCell ID Register[31:24]


# 10 Universal Asynchronous Receivers/Transmitters (UARTs)

The Stellaris<sup>®</sup> Universal Asynchronous Receiver/Transmitter (UART) has the following features:

- Fully programmable 16C550-type UART
- Separate 16x8 transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable baud-rate generator allowing speeds up to 1.25 Mbps
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- Line-break generation and detection
- Fully programmable serial interface characteristics
  - 5, 6, 7, or 8 data bits
  - Even, odd, stick, or no-parity bit generation/detection
  - 1 or 2 stop bit generation

### 10.1 Block Diagram

Figure 10-1. UART Module Block Diagram



### 10.2 Signal Description

Table 10-1 on page 301, Table 10-2 on page 301 and Table 10-3 on page 302 list the external signals of the UART module and describe the function of each. The UART signals are alternate functions for some GPIO signals and default to be GPIO signals at reset, with the exception of the  $\mathtt{U0Rx}$  and  $\mathtt{U0Tx}$  pins which default to the UART function. The column in the table below titled "Pin Assignment" lists the possible GPIO pin placements for these UART signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 218) should be set to choose the UART function. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 197.

Table 10-1. UART Signals (28SOIC)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
U0Rx	11	I	TTL	UART module 0 receive.
UOTx	12	0	TTL	UART module 0 transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 10-2. UART Signals (48QFP)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
U0Rx	17	I	TTL	UART module 0 receive.

Table 10-2. UART Signals (48QFP) (continued)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
UOTx	18	0	TTL	UART module 0 transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 10-3. UART Signals (48QFN)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
U0Rx	17	I	TTL	UART module 0 receive.
UOTx	18	0	TTL	UART module 0 transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

### 10.3 Functional Description

Each Stellaris UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.


The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 318). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

#### 10.3.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 10-2 on page 302 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

Figure 10-2. UART Character Frame



#### 10.3.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 314) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 315). The baud-rate divisor (BRD) has the following relationship to the system clock (where BRDI is the integer part of the BRD and BRDF is the fractional part, separated by a decimal place.)

```
BRD = BRDI + BRDF = UARTSysClk / (16 * Baud Rate)
```

where <code>UARTSysClk</code> is the system clock connected to the UART.

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

```
UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)
```

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control**, **High Byte (UARTLCRH)** register (see page 316), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- UARTIBRD write, UARTFBRD write, and UARTLCRH write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

#### 10.3.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 312) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 302).

The start bit is valid and recognized if UnRx is still low on the eighth cycle of Baud16, otherwise it is ignored. After a valid start bit is detected, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if UnRx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

#### 10.3.4 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 308). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 316).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 312) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 320). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8, ½, ½, ¾, and 7/8. For example, if the ¼ option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the ½ mark.

#### 10.3.5 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error
- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)
- Receive (when condition defined in the RXIFLSEL bit in the **UARTIFLS** register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 325).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM**) register (see page 322) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 324).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 326).

The receive interrupt changes state when one of the following events occurs:

- If the FIFOs are enabled and the receive FIFO reaches the programmed trigger level, the RXRIS bit is set. The receive interrupt is cleared by reading data from the receive FIFO until it becomes less than the trigger level, or by clearing the interrupt by writing a 1 to the RXIC bit.
- If the FIFOs are disabled (have a depth of one location) and data is received thereby filling the location, the RXRIS bit is set. The receive interrupt is cleared by performing a single read of the receive FIFO, or by clearing the interrupt by writing a 1 to the RXIC bit.

The transmit interrupt changes state when one of the following events occurs:

- If the FIFOs are enabled and the transmit FIFO reaches the programmed trigger level, the TXRIS bit is set. The transmit interrupt is cleared by writing data to the transmit FIFO until it becomes greater than the trigger level, or by clearing the interrupt by writing a 1 to the TXIC bit.
- If the FIFOs are disabled (have a depth of one location) and there is no data present in the transmitters single location, the TXRIS bit is set. It is cleared by performing a single write to the transmit FIFO, or by clearing the interrupt by writing a 1 to the TXIC bit.

### 10.3.6 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 318). In loopback mode, data transmitted on UnTx is received on the UnRx input.

### 10.4 Initialization and Configuration

To use the UART, the peripheral clock must be enabled by setting the UARTO bit in the **RCGC1** register.

This section discusses the steps that are required to use a UART module. For this example, the UART clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit
- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 302, the BRD can be calculated:

```
BRD = 20,000,000 / (16 * 115,200) = 10.8507
```

which means that the DIVINT field of the **UARTIBRD** register (see page 314) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 315) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the UARTCTL register.
- 2. Write the integer portion of the BRD to the **UARTIBRD** register.
- 3. Write the fractional portion of the BRD to the **UARTFBRD** register.
- **4.** Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- 5. Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

### 10.5 Register Map

Table 10-4 on page 306 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

■ UART0: 0x4000.C000

Note that the UART module clock must be enabled before the registers can be programmed (see page 168). There must be a delay of 3 system clocks after the UART module clock is enabled before any UART module registers are accessed.

**Note:** The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 318) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Table 10-4. UART Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	UARTDR	R/W	0x0000.0000	UART Data	308
0x004	UARTRSR/UARTECR	R/W	0x0000.0000	UART Receive Status/Error Clear	310
0x018	UARTFR	RO	0x0000.0090	UART Flag	312
0x024	UARTIBRD	R/W	0x0000.0000	UART Integer Baud-Rate Divisor	314
0x028	UARTFBRD	R/W	0x0000.0000	UART Fractional Baud-Rate Divisor	315
0x02C	UARTLCRH	R/W	0x0000.0000	UART Line Control	316
0x030	UARTCTL	R/W	0x0000.0300	UART Control	318
0x034	UARTIFLS	R/W	0x0000.0012	UART Interrupt FIFO Level Select	320
0x038	UARTIM	R/W	0x0000.0000	UART Interrupt Mask	322
0x03C	UARTRIS	RO	0x0000.000F	UART Raw Interrupt Status	324
0x040	UARTMIS	RO	0x0000.0000	UART Masked Interrupt Status	325
0x044	UARTICR	W1C	0x0000.0000	UART Interrupt Clear	326
0xFD0	UARTPeriphID4	RO	0x0000.0000	UART Peripheral Identification 4	328
0xFD4	UARTPeriphID5	RO	0x0000.0000	UART Peripheral Identification 5	329
0xFD8	UARTPeriphID6	RO	0x0000.0000	UART Peripheral Identification 6	330
0xFDC	UARTPeriphID7	RO	0x0000.0000	UART Peripheral Identification 7	331

Table 10-4. UART Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0xFE0	UARTPeriphID0	RO	0x0000.0011	UART Peripheral Identification 0	332
0xFE4	UARTPeriphID1	RO	0x0000.0000	UART Peripheral Identification 1	333
0xFE8	UARTPeriphID2	RO	0x0000.0018	UART Peripheral Identification 2	334
0xFEC	UARTPeriphID3	RO	0x0000.0001	UART Peripheral Identification 3	335
0xFF0	UARTPCellID0	RO	0x0000.000D	UART PrimeCell Identification 0	336
0xFF4	UARTPCellID1	RO	0x0000.00F0	UART PrimeCell Identification 1	337
0xFF8	UARTPCellID2	RO	0x0000.0005	UART PrimeCell Identification 2	338
0xFFC	UARTPCellID3	RO	0x0000.00B1	UART PrimeCell Identification 3	339

### 10.6 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

#### Register 1: UART Data (UARTDR), offset 0x000

**Important:** This register is read-sensitive. See the register description for details.


This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

#### **UART Data (UARTDR)**

UART0 base: 0x4000.C000 Offset 0x000



Bit/Field	Name	Туре	Reset	Description
31:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	OE	RO	0	UART Overrun Error
				The OE values are defined as follows:
				Value Description
				0 There has been no data loss due to a FIFO overrun.
				New data was received when the FIFO was full, resulting in data loss.
10	BE	RO	0	UART Break Error
				This bit is set to 1 when a break condition is detected, indicating that

This bit is set to 1 when a break condition is detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits).

In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input goes to a 1 (marking state) and the next valid start bit is received.

Bit/Field	Name	Type	Reset	Description
9	PE	RO	0	UART Parity Error  This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the <b>UARTLCRH</b> register.
				In FIFO mode, this error is associated with the character at the top of the FIFO.
8	FE	RO	0	UART Framing Error This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
7:0	DATA	R/W	0	Data Transmitted or Received  When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART.

## Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The **UARTRSR/UARTECR** register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

The **UARTRSR** register cannot be written.


A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

#### Reads

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 Offset 0x004

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	OE	RO	0	UART Overrun Error
				When this bit is set to 1, data is received and the FIFO is already full. This bit is cleared to 0 by a write to <b>UARTECR</b> .
				The FIFO contents remain valid since no further data is written when the FIFO is full, only the contents of the shift register are overwritten. The CPU must now read the data in order to empty the FIFO.
2	BE	RO	0	UART Break Error

This bit is set to 1 when a break condition is detected, indicating that the received data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits).

This bit is cleared to 0 by a write to **UARTECR**.

In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the receive data input goes to a 1 (marking state) and the next valid start bit is received.

Bit/Field	Name	Туре	Reset	Description
1	PE	RO	0	UART Parity Error This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the <b>UARTLCRH</b> register. This bit is cleared to 0 by a write to <b>UARTECR</b> .
0	FE	RO	0	UART Framing Error  This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).

This bit is cleared to 0 by a write to **UARTECR**.

In FIFO mode, this error is associated with the character at the top of the FIFO.

#### Writes

#### UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 Offset 0x004 Type WO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved							
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved							'			DA	TA			'	
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	WO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DATA	WO	0	Error Clear


A write to this register of any data clears the framing, parity, break, and overrun flags.

### Register 3: UART Flag (UARTFR), offset 0x018

The UARTFR register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

#### **UART Flag (UARTFR)**

UART0 base: 0x4000.C000 Offset 0x018 Type RO, reset 0x0000.0090



Bit/Field	Name	Type	Reset	Description
Divi icia	Name	Турс	NOSCI	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	TXFE	RO	1	UART Transmit FIFO Empty
				The meaning of this bit depends on the state of the FEN bit in the <b>UARTLCRH</b> register.
				If the FIFO is disabled (FEN is 0), this bit is set when the transmit holding register is empty.
				If the FIFO is enabled (FEN is 1), this bit is set when the transmit FIFO is empty.
6	RXFF	RO	0	UART Receive FIFO Full
				The meaning of this bit depends on the state of the FEN bit in the <b>UARTLCRH</b> register.
				If the FIFO is disabled, this bit is set when the receive holding register is full.
				If the FIFO is enabled, this bit is set when the receive FIFO is full.
5	TXFF	RO	0	UART Transmit FIFO Full
				The meaning of this bit depends on the state of the FEN bit in the <b>UARTLCRH</b> register.
				If the FIFO is disabled, this bit is set when the transmit holding register is full.
				If the FIFO is enabled, this bit is set when the transmit FIFO is full.
4	RXFE	RO	1	UART Receive FIFO Empty
				The meaning of this bit depends on the state of the FEN bit in the <b>UARTLCRH</b> register.
				If the FIFO is disabled, this bit is set when the receive holding register is empty.
				If the FIFO is enabled, this bit is set when the receive FIFO is empty.

Bit/Field	Name	Type	Reset	Description
3	BUSY	RO	0	UART Busy When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

November 17, 2011 313


### Register 4: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD**=0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 302 for configuration details.

#### UART Integer Baud-Rate Divisor (UARTIBRD)

UART0 base: 0x4000.C000 Offset 0x024

Type R/W, reset 0x0000.0000




### Register 5: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the UARTFBRD register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 302 for configuration details.

#### UART Fractional Baud-Rate Divisor (UARTFBRD)

UART0 base: 0x4000.C000 Offset 0x028




### Register 6: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (UARTIBRD and/or UARTIFRD), the UARTLCRH register must also be written. The write strobe for the baud-rate divisor registers is tied to the UARTLCRH register.

#### UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 Offset 0x02C Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	SPS	R/W	0	UART Stick Parity Select
				When bits 1, 2, and 7 of <b>UARTLCRH</b> are set, the parity bit is transmitted and checked as a 0. When bits 1 and 7 are set and 2 is cleared, the parity bit is transmitted and checked as a 1.
				When this bit is cleared, stick parity is disabled.
6:5	WLEN	R/W	0	UART Word Length
				The bits indicate the number of data bits transmitted or received in a frame as follows:
				Value Description
				0x3 8 bits
				0x2 7 bits
				0x1 6 bits
				0x0 5 bits (default)
4	FEN	R/W	0	UART Enable FIFOs
				If this bit is set to 1, transmit and receive FIFO buffers are enabled (FIFO mode).
				When cleared to 0, FIFOs are disabled (Character mode). The FIFOs become 1-byte-deep holding registers.
3	STP2	R/W	0	UART Two Stop Bits Select
				If this bit is set to 1, two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received.

Bit/Field	Name	Туре	Reset	Description
2	EPS	R/W	0	UART Even Parity Select
				If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.
				When cleared to 0, then odd parity is performed, which checks for an odd number of 1s.
				This bit has no effect when parity is disabled by the ${\tt PEN}$ bit.
1	PEN	R/W	0	UART Parity Enable
				If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break
				If this bit is set to 1, a Low level is continually output on the ${\tt UnTX}$ output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two frames (character periods). For normal use, this bit must be cleared to 0.

November 17, 2011 317

### Register 7: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

**Note:** The **UARTCTL** register should not be changed while the UART is enabled or else the results are unpredictable. The following sequence is recommended for making changes to the **UARTCTL** register.


- 1. Disable the UART.
- 2. Wait for the end of transmission or reception of the current character.
- 3. Flush the transmit FIFO by disabling bit 4 (FEN) in the line control register (UARTLCRH).
- **4.** Reprogram the control register.
- 5. Enable the UART.

#### **UART Control (UARTCTL)**

UART0 base: 0x4000.C000

Offset 0x030

Type R/W, reset 0x0000.0300



Bit/Field	Name	Туре	Reset	Description
31:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	RXE	R/W	1	UART Receive Enable  If this bit is set to 1, the receive section of the UART is enabled. When the UART is disabled in the middle of a receive, it completes the current character before stopping.
				Note: To enable reception, the UARTEN bit must also be set.
8	TXE	R/W	1	UART Transmit Enable
				If this bit is set to 1, the transmit section of the UART is enabled. When the UART is disabled in the middle of a transmission, it completes the current character before stopping.

**Note:** To enable transmission, the UARTEN bit must also be set.

Bit/Field	Name	Туре	Reset	Description
7	LBE	R/W	0	UART Loop Back Enable If this bit is set to 1, the ${\tt UnTX}$ path is fed through the ${\tt UnRX}$ path.
6:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UARTEN	R/W	0	UART Enable  If this bit is set to 1, the UART is enabled. When the UART is disabled in the middle of transmission or reception, it completes the current character before stopping.

### Register 8: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034


The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

#### UART Interrupt FIFO Level Select (UARTIFLS)

UART0 base: 0x4000.C000 Offset 0x034 Type R/W, reset 0x0000.0012



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:3	RXIFLSEL	R/W	0x2	UART Receive Interrupt FIFO Level Select

The trigger points for the receive interrupt are as follows:

Value	Description
0x0	RX FIFO ≥ 1/8 full
0x1	RX FIFO ≥ ¼ full
0x2	RX FIFO ≥ ½ full (default)
0x3	RX FIFO ≥ ¾ full
0x4	RX FIFO ≥ 7/8 full
0x5-0x7	Reserved

Bit/Field	Name	Туре	Reset	Description
2:0	TXIFLSEL	R/W	0x2	UART Transmit Interrupt FIFO Level Select The trigger points for the transmit interrupt are as follows:  Value Description $0x0$ TX FIFO $\leq \frac{7}{6}$ empty $0x1$ TX FIFO $\leq \frac{3}{4}$ empty $0x2$ TX FIFO $\leq \frac{1}{2}$ empty (default) $0x3$ TX FIFO $\leq \frac{1}{4}$ empty
				0x4 TX FIFO ≤ 1/2 empty 0x5-0x7 Reserved
				ONO ONI INCOCITOR

November 17, 2011 321

### Register 9: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

#### UART Interrupt Mask (UARTIM)

UART0 base: 0x4000.C000

Offset 0x038

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		 			rese	rved •							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		<b>'</b>	reserved			OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM		rese	rved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0

Bit/Field	Name	Туре	Reset	Description
31:11	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OEIM	R/W	0	UART Overrun Error Interrupt Mask On a read, the current mask for the OEIM interrupt is returned. Setting this bit to 1 promotes the OEIM interrupt to the interrupt controller.
9	BEIM	R/W	0	UART Break Error Interrupt Mask On a read, the current mask for the BEIM interrupt is returned. Setting this bit to 1 promotes the BEIM interrupt to the interrupt controller.
8	PEIM	R/W	0	UART Parity Error Interrupt Mask On a read, the current mask for the PEIM interrupt is returned. Setting this bit to 1 promotes the PEIM interrupt to the interrupt controller.
7	FEIM	R/W	0	UART Framing Error Interrupt Mask On a read, the current mask for the FEIM interrupt is returned. Setting this bit to 1 promotes the FEIM interrupt to the interrupt controller.
6	RTIM	R/W	0	UART Receive Time-Out Interrupt Mask On a read, the current mask for the RTIM interrupt is returned. Setting this bit to 1 promotes the RTIM interrupt to the interrupt controller.
5	TXIM	R/W	0	UART Transmit Interrupt Mask On a read, the current mask for the TXIM interrupt is returned. Setting this bit to 1 promotes the TXIM interrupt to the interrupt controller.
4	RXIM	R/W	0	UART Receive Interrupt Mask On a read, the current mask for the RXIM interrupt is returned. Setting this bit to 1 promotes the RXIM interrupt to the interrupt controller.

Bit/Field	Name	Туре	Reset	Description
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

### Register 10: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

#### UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000 Offset 0x03C Type RO, reset 0x0000.000F

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		J	1				J	rese	rved	ı	ı	1				ı
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS		rese	rved	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

Bit/Field	Name	Туре	Reset	Description
31:11	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OERIS	RO	0	UART Overrun Error Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this interrupt.
9	BERIS	RO	0	UART Break Error Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this interrupt.
8	PERIS	RO	0	UART Parity Error Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this interrupt.
7	FERIS	RO	0	UART Framing Error Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this interrupt.
6	RTRIS	RO	0	UART Receive Time-Out Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this interrupt.
5	TXRIS	RO	0	UART Transmit Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this interrupt.
4	RXRIS	RO	0	UART Receive Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this interrupt.
3:0	reserved	RO	0xF	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 11: UART Masked Interrupt Status (UARTMIS), offset 0x040

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

## UART Masked Interrupt Status (UARTMIS)

UART0 base: 0x4000.C000 Offset 0x040 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1			1	1		rese	rved			1				,
_ [																
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	reserved		· ·	OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS		rese	rved	ı
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:11	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OEMIS	RO	0	UART Overrun Error Masked Interrupt Status Gives the masked interrupt state of this interrupt.
9	BEMIS	RO	0	UART Break Error Masked Interrupt Status Gives the masked interrupt state of this interrupt.
8	PEMIS	RO	0	UART Parity Error Masked Interrupt Status Gives the masked interrupt state of this interrupt.
7	FEMIS	RO	0	UART Framing Error Masked Interrupt Status Gives the masked interrupt state of this interrupt.
6	RTMIS	RO	0	UART Receive Time-Out Masked Interrupt Status Gives the masked interrupt state of this interrupt.
5	TXMIS	RO	0	UART Transmit Masked Interrupt Status Gives the masked interrupt state of this interrupt.
4	RXMIS	RO	0	UART Receive Masked Interrupt Status Gives the masked interrupt state of this interrupt.
3:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 12: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

## UART Interrupt Clear (UARTICR)

UART0 base: 0x4000.C000 Offset 0x044 Type W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved I							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		<b>'</b>	reserved			OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC		rese	rved	
Type	RO	RO	RO	RO	RO	W1C	W1C	W1C	W1C	W1C	W1C	W1C	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

set 0	0 0 0	0 0	0	
Bit/Field	Name	Туре	Reset	Description
31:11	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.
10	OEIC	W1C	0	Overrun Error Interrupt Clear The OEIC values are defined as follows:
				Value Description  0 No effect on the interrupt.  1 Clears interrupt.
9	BEIC	W1C	0	Break Error Interrupt Clear The BEIC values are defined as follows:  Value Description  0 No effect on the interrupt.  1 Clears interrupt.
8	PEIC	W1C	0	Parity Error Interrupt Clear The PEIC values are defined as follows:  Value Description  0 No effect on the interrupt.  1 Clears interrupt.
7	FEIC	W1C	0	Framing Error Interrupt Clear The FEIC values are defined as follows:  Value Description  0 No effect on the interrupt.

be

Clears interrupt.


Bit/Field	Name	Туре	Reset	Description
6	RTIC	W1C	0	Receive Time-Out Interrupt Clear The RTIC values are defined as follows: Value Description
				<ul><li>No effect on the interrupt.</li><li>Clears interrupt.</li></ul>
5	TXIC	W1C	0	Transmit Interrupt Clear The TXIC values are defined as follows:
				Value Description  0 No effect on the interrupt.  1 Clears interrupt.
4	RXIC	W1C	0	Receive Interrupt Clear The RXIC values are defined as follows:  Value Description  0 No effect on the interrupt.
3:0	reserved	RO	0x00	Clears interrupt.  Software should not rely on the value of a reserved bit. To provide
				compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 13: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 Offset 0xFD0 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID4	RO	0x0000	UART Peripheral ID Register[7:0]

## Register 14: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 Offset 0xFD4 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID5	RO	0x0000	UART Peripheral ID Register[15:8]

# Register 15: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000 Offset 0xFD8 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID6	RO	0x0000	UART Peripheral ID Register[23:16]

# Register 16: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

## UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000 Offset 0xFDC Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID7	RO	0x0000	UART Peripheral ID Register[31:24]

# Register 17: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 Offset 0xFE0 Type RO, reset 0x0000.0011




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x11	UART Peripheral ID Register[7:0]

# Register 18: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 Offset 0xFE4 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0x00	UART Peripheral ID Register[15:8]

# Register 19: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 Offset 0xFE8 Type RO, reset 0x0000.0018




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x18	UART Peripheral ID Register[23:16]
				Can be used by software to identify the presence of this peripheral.

# Register 20: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 Offset 0xFEC Type RO, reset 0x0000.0001




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x01	UART Peripheral ID Register[31:24]

# Register 21: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

## UART PrimeCell Identification 0 (UARTPCellID0)

UART0 base: 0x4000.C000 Offset 0xFF0 Type RO, reset 0x0000.000D




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	UART PrimeCell ID Register[7:0]

# Register 22: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

## UART PrimeCell Identification 1 (UARTPCellID1)

UART0 base: 0x4000.C000 Offset 0xFF4 Type RO, reset 0x0000.00F0




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	UART PrimeCell ID Register[15:8]

# Register 23: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 2 (UARTPCellID2)

UART0 base: 0x4000.C000 Offset 0xFF8 Type RO, reset 0x0000.0005




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x05	UART PrimeCell ID Register[23:16]

# Register 24: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

## UART PrimeCell Identification 3 (UARTPCellID3)

UART0 base: 0x4000.C000 Offset 0xFFC Type RO, reset 0x0000.00B1



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	UART PrimeCell ID Register[31:24]

# 11 Synchronous Serial Interface (SSI)


The Stellaris® Synchronous Serial Interface (SSI) is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris SSI module has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

# 11.1 Block Diagram

Figure 11-1. SSI Module Block Diagram



# 11.2 Signal Description

Table 11-1 on page 341, Table 11-2 on page 341 and Table 11-3 on page 341 list the external signals of the SSI module and describe the function of each. The SSI signals are alternate functions for

some GPIO signals and default to be GPIO signals at reset., with the exception of the SSIOClk, SSIOFSS, SSIORX, and SSIOTX pins which default to the SSI function. The column in the table below titled "Pin Assignment" lists the possible GPIO pin placements for the SSI signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 218) should be set to choose the SSI function. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 197.

Table 11-1. SSI Signals (28SOIC)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
SSIClk	13	I/O	TTL	SSI clock.
SSIFss	14	I/O	TTL	SSI frame.
SSIRx	15	I	TTL	SSI receive.
SSITx	16	0	TTL	SSI transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 11-2. SSI Signals (48QFP)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
SSIClk	19	I/O	TTL	SSI clock.
SSIFss	20	I/O	TTL	SSI frame.
SSIRx	21	1	TTL	SSI receive.
SSITx	22	0	TTL	SSI transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 11-3. SSI Signals (48QFN)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
SSIClk	19	I/O	TTL	SSI clock.
SSIFss	20	I/O	TTL	SSI frame.
SSIRx	21	1	TTL	SSI receive.
SSITx	22	0	TTL	SSI transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 11.3 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

#### 11.3.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 1.5 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the input clock (FSysClk). The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 360). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control0 (SSICR0)** register (see page 353).

The frequency of the output clock SSIClk is defined by:

```
SSIClk = FSysClk / (CPSDVSR * (1 + SCR))
```

**Note:** For master mode, the system clock must be at least two times faster than the SSIClk. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 412 to view SSI timing parameters.

## 11.3.2 FIFO Operation

#### 11.3.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 357), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

In slave mode, the SSI transmits data each time the master initiates a transaction. If the transmit FIFO is empty and the master initiates, the slave transmits the 8th most recent value in the transmit FIFO. If less than 8 values have been written to the transmit FIFO since the SSI module clock was enabled using the SSI bit in the **RGCG1** register, then 0 is transmitted. Care should be taken to ensure that valid data is in the FIFO as needed. The SSI can be configured to generate an interrupt or a µDMA request when the FIFO is empty.

#### 11.3.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRX pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

## 11.3.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask** (**SSIIM**) register (see page 361). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 363 and page 364, respectively).

## 11.3.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFss) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.

For Texas Instruments synchronous serial frame format, the SSIFss pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIClk, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

#### 11.3.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 11-2 on page 343 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.





Figure 11-2. TI Synchronous Serial Frame Format (Single Transfer)

In this mode, SSIClk and SSIFss are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFss is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIClk. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIClk after the LSB has been latched.

Figure 11-3 on page 344 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.

Figure 11-3. TI Synchronous Serial Frame Format (Continuous Transfer)



#### 11.3.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFss signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

#### SPO Clock Polarity Bit

When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSIClk pin. If the SPO bit is High, a steady state High value is placed on the SSIClk pin when data is not being transferred.

#### SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.

#### 11.3.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 11-4 on page 345 and Figure 11-5 on page 345.





Figure 11-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0

**Note:** Q is undefined.

Figure 11-5. Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0



In this configuration, during idle periods:

- SSIC1k is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIC1k period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIC1k master clock pin goes High after one further half SSIC1k period.

The data is now captured on the rising and propagated on the falling edges of the SSIC1k signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIC1k period after the last bit has been captured.


However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to

enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIClk period after the last bit has been captured.

#### 11.3.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 11-6 on page 346, which covers both single and continuous transfers.

Figure 11-6. Freescale SPI Frame Format with SPO=0 and SPH=1



Note: Q is undefined.

In this configuration, during idle periods:

- SSIC1k is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transfer, after all bits have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFss pin is held Low between successive data words and termination is the same as that of the single word transfer.

## 11.3.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 11-7 on page 347 and Figure 11-8 on page 347.





Figure 11-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0

Note: Q is undefined.

Figure 11-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One half period later, valid master data is transferred to the SSITx line. Now that both the master and slave data have been set, the SSIClk master clock pin becomes Low after one further half SSIClk period. This means that data is captured on the falling edges and propagated on the rising edges of the SSIClk signal.


In the case of a single word transmission, after all bits of the data word are transferred, the  ${\tt SSIFss}$  line is returned to its idle High state one  ${\tt SSIClk}$  period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIClk period after the last bit has been captured.

#### 11.3.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 11-9 on page 348, which covers both single and continuous transfers.

Figure 11-9. Freescale SPI Frame Format with SPO=1 and SPH=1



Note: Q is undefined.

In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFss line is returned to its idle high state one SSIClk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFss pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFss pin is held Low between successive data words and termination is the same as that of the single word transfer.

#### 11.3.4.7 MICROWIRE Frame Format

Figure 11-10 on page 349 shows the MICROWIRE frame format, again for a single frame. Figure 11-11 on page 350 shows the same format when back-to-back frames are transmitted.




Figure 11-10. MICROWIRE Frame Format (Single Frame)

MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSIC1k is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFss causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFss remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIC1k. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIC1k. The SSI in turn latches each bit on the rising edge of SSIC1k. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIClk after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFss line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIClk, after the LSB of the frame has been latched into the SSI.




Figure 11-11. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 11-12 on page 350 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFSS must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFSS must have a hold of at least one SSIClk period.




Figure 11-12. MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements

# 11.4 Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the RCGC1 register.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the SSICR1 register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
  - **a.** For master operations, set the **SSICR1** register to 0x0000.0000.
  - **b.** For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
  - **c.** For slave mode (output disabled), set the **SSICR1** register to 0x0000.000C.
- **3.** Configure the clock prescale divisor by writing the **SSICPSR** register.
- 4. Write the **SSICR0** register with the following configuration:

- Serial clock rate (SCR)
- Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
- The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
- The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the SSICR1 register is disabled.
- 2. Write the **SSICR1** register with a value of 0x0000.0000.
- 3. Write the **SSICPSR** register with a value of 0x0000.0002.
- **4.** Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register to 1.

# 11.5 Register Map

Table 11-4 on page 352 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

■ SSI0: 0x4000.8000

Note that the SSI module clock must be enabled before the registers can be programmed (see page 168). There must be a delay of 3 system clocks after the SSI module clock is enabled before any SSI module registers are accessed.

**Note:** The SSI must be disabled (see the SSE bit in the **SSICR1** register) before any of the control registers are reprogrammed.

Table 11-4. SSI Register Map

Offset	Name	Type	Reset	Description	See page
0x000	SSICR0	R/W	0x0000.0000	SSI Control 0	353
0x004	SSICR1	R/W	0x0000.0000	SSI Control 1	355
0x008	SSIDR	R/W	0x0000.0000	SSI Data	357
0x00C	SSISR	RO	0x0000.0003	SSI Status	358
0x010	SSICPSR	R/W	0x0000.0000	SSI Clock Prescale	360
0x014	SSIIM	R/W	0x0000.0000	SSI Interrupt Mask	361
0x018	SSIRIS	RO	0x0000.0008	SSI Raw Interrupt Status	363
0x01C	SSIMIS	RO	0x0000.0000	SSI Masked Interrupt Status	364
0x020	SSIICR	W1C	0x0000.0000	SSI Interrupt Clear	365
0xFD0	SSIPeriphID4	RO	0x0000.0000	SSI Peripheral Identification 4	366
0xFD4	SSIPeriphID5	RO	0x0000.0000	SSI Peripheral Identification 5	367
0xFD8	SSIPeriphID6	RO	0x0000.0000	SSI Peripheral Identification 6	368
0xFDC	SSIPeriphID7	RO	0x0000.0000	SSI Peripheral Identification 7	369
0xFE0	SSIPeriphID0	RO	0x0000.0022	SSI Peripheral Identification 0	370
0xFE4	SSIPeriphID1	RO	0x0000.0000	SSI Peripheral Identification 1	371
0xFE8	SSIPeriphID2	RO	0x0000.0018	SSI Peripheral Identification 2	372
0xFEC	SSIPeriphID3	RO	0x0000.0001	SSI Peripheral Identification 3	373
0xFF0	SSIPCellID0	RO	0x0000.000D	SSI PrimeCell Identification 0	374
0xFF4	SSIPCellID1	RO	0x0000.00F0	SSI PrimeCell Identification 1	375
0xFF8	SSIPCellID2	RO	0x0000.0005	SSI PrimeCell Identification 2	376
0xFFC	SSIPCellID3	RO	0x0000.00B1	SSI PrimeCell Identification 3	377

# 11.6 Register Descriptions


The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

# Register 1: SSI Control 0 (SSICR0), offset 0x000

SSICR0 is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

#### SSI Control 0 (SSICR0)

SSI0 base: 0x4000.8000 Offset 0x000 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:8	SCR	R/W	0x0000	SSI Serial Clock Rate
				The value ${\tt SCR}$ is used to generate the transmit and receive bit rate of the SSI. The bit rate is:
				BR=FSSIClk/(CPSDVSR * (1 + SCR))
				where CPSDVSR is an even value from 2-254 programmed in the SSICPSR register, and SCR is a value from 0-255.
7	SPH	R/W	0	SSI Serial Clock Phase
				This bit is only applicable to the Freescale SPI Format.
				The SPH control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge.
				When the SPH bit is 0, data is captured on the first clock edge transition. If SPH is 1, data is captured on the second clock edge transition.
6	SPO	R/W	0	SSI Serial Clock Polarity
				This bit is only applicable to the Freescale SPI Format.
				When the SPO bit is 0, it produces a steady state Low value on the SSIClk pin. If SPO is 1, a steady state High value is placed on the SSIClk pin when data is not being transferred.
5:4	FRF	R/W	0x0	SSI Frame Format Select
				The FRF values are defined as follows:
				Value Frame Format

November 17, 2011 353

0x2

0x3

0x0 Freescale SPI Frame Format

Reserved

MICROWIRE Frame Format

Texas Instruments Synchronous Serial Frame Format

Bit/Field	Name	Type	Reset	Description
3:0	DSS	R/W	0x00	SSI Data Size Select The DSS values are defined as follows:
				Value Data Size
				0x0-0x2 Reserved
				0x3 4-bit data
				0x4 5-bit data
				0x5 6-bit data
				0x6 7-bit data
				0x7 8-bit data
				0x8 9-bit data
				0x9 10-bit data
				0xA 11-bit data
				0xB 12-bit data
				0xC 13-bit data
				0xD 14-bit data
				0xE 15-bit data
				0xF 16-bit data


## Register 2: SSI Control 1 (SSICR1), offset 0x004

SSICR1 is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

#### SSI Control 1 (SSICR1)

SSI0 base: 0x4000.8000

Offset 0x004 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	SOD	R/W	0	SSI Slave Mode Output Disable

This bit is relevant only in the Slave mode (MS=1). In multiple-slave systems, it is possible for the SSI master to broadcast a message to all slaves in the system while ensuring that only one slave drives data onto the serial output line. In such systems, the TXD lines from multiple slaves could be tied together. To operate in such a system, the SOD bit can be configured so that the SSI slave does not drive the SSITx pin.

The SOD values are defined as follows:

#### Value Description

- SSI can drive SSITx output in Slave Output mode.
- SSI must not drive the SSITx output in Slave mode.

#### 2 R/W MS 0 SSI Master/Slave Select

This bit selects Master or Slave mode and can be modified only when SSI is disabled (SSE=0).

The MS values are defined as follows:

#### Value Description

- Device configured as a master.
- Device configured as a slave.

Bit/Field	Name	Туре	Reset	Description
1	SSE	R/W	0	SSI Synchronous Serial Port Enable Setting this bit enables SSI operation. The SSE values are defined as follows:
				Value Description  0 SSI operation disabled.  1 SSI operation enabled.  Note: This bit must be set to 0 before any control registers are reprogrammed.
0	LBM	R/W	0	SSI Loopback Mode Setting this bit enables Loopback Test mode. The LBM values are defined as follows:  Value Description

- 0 Normal serial port operation enabled.
- Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

## Register 3: SSI Data (SSIDR), offset 0x008

**Important:** This register is read-sensitive. See the register description for details.

**SSIDR** is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITX pin at the programmed bit rate.


When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

#### SSI Data (SSIDR)

SSI0 base: 0x4000.8000 Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	DATA	R/W	0x0000	SSI Receive/Transmit Data

A read operation reads the receive FIFO. A write operation writes the transmit FIFO.

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

# Register 4: SSI Status (SSISR), offset 0x00C


**SSISR** is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

## SSI Status (SSISR)

SSI0 base: 0x4000.8000

Offset 0x00C

Type RO, reset 0x0000.0003



Bit/Field	Name	Type	Reset	Description
31:5	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	BSY RO 0 SSI Busy Bit		0	SSI Busy Bit
				The BSY values are defined as follows:
				Value Description
				0 SSI is idle.
				SSI is currently transmitting and/or receiving a frame, or the transmit FIFO is not empty.
3	RFF	RO	0	SSI Receive FIFO Full
				The RFF values are defined as follows:
				Value Description
				0 Receive FIFO is not full.
				1 Receive FIFO is full.
2	RNE	RO	0	SSI Receive FIFO Not Empty
_				The RNE values are defined as follows:
				Value Description
				0 Receive FIFO is empty.
				1 Receive FIFO is not empty.
1	TNF	RO	1	SSI Transmit FIFO Not Full
				The TNF values are defined as follows:
				Value Description
				0 Transmit FIFO is full.

Transmit FIFO is not full.

Bit/Field	Name	Туре	Reset	Description
0	TFE	R0	1	SSI Transmit FIFO Empty The TFE values are defined as follows:
				Value Description

- 0 Transmit FIFO is not empty.
- 1 Transmit FIFO is empty.


# Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

SSICPSR is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

## SSI Clock Prescale (SSICPSR)

SSI0 base: 0x4000.8000 Offset 0x010 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CPSDVSR	R/W	0x00	SSI Clock Prescale Divisor

This value must be an even number from 2 to 254, depending on the frequency of SSIClk. The LSB always returns 0 on reads.


### Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The SSIIM register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

#### SSI Interrupt Mask (SSIIM)

SSI0 base: 0x4000.8000 Offset 0x014 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	TXIM	R/W	0	SSI Transmit FIFO Interrupt Mask
				The TXIM values are defined as follows:
				Value Description
				0 TX FIFO half-empty or less condition interrupt is masked.
				1 TX FIFO half-empty or less condition interrupt is not masked.
2	RXIM	R/W	0	SSI Receive FIFO Interrupt Mask
				The RXIM values are defined as follows:
				Value Description
				0 RX FIFO half-full or more condition interrupt is masked.
				1 RX FIFO half-full or more condition interrupt is not masked.
1	RTIM	R/W	0	SSI Receive Time-Out Interrupt Mask
				The RTIM values are defined as follows:

#### Value Description

- RX FIFO time-out interrupt is masked.
- RX FIFO time-out interrupt is not masked.

Bit/Field	Name	Туре	Reset	Description
0	RORIM	R/W	0	SSI Receive Overrun Interrupt Mask The RORIM values are defined as follows:
				Value Description


- 0 RX FIFO overrun interrupt is masked.
- RX FIFO overrun interrupt is not masked.

### Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

SSI Raw Interrupt Status (SSIRIS)

SSI0 base: 0x4000.8000 Offset 0x018 Type RO, reset 0x0000.0008




Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	TXRIS	RO	1	SSI Transmit FIFO Raw Interrupt Status Indicates that the transmit FIFO is half empty or less, when set.
2	RXRIS	RO	0	SSI Receive FIFO Raw Interrupt Status Indicates that the receive FIFO is half full or more, when set.
1	RTRIS	RO	0	SSI Receive Time-Out Raw Interrupt Status Indicates that the receive time-out has occurred, when set.
0	RORRIS	RO	0	SSI Receive Overrun Raw Interrupt Status Indicates that the receive FIFO has overflowed, when set.

### Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The **SSIMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

SSI Masked Interrupt Status (SSIMIS)

SSI0 base: 0x4000.8000 Offset 0x01C Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	TXMIS	RO	0	SSI Transmit FIFO Masked Interrupt Status Indicates that the transmit FIFO is half empty or less, when set.
2	RXMIS	RO	0	SSI Receive FIFO Masked Interrupt Status Indicates that the receive FIFO is half full or more, when set.
1	RTMIS	RO	0	SSI Receive Time-Out Masked Interrupt Status Indicates that the receive time-out has occurred, when set.
0	RORMIS	RO	0	SSI Receive Overrun Masked Interrupt Status Indicates that the receive FIFO has overflowed, when set.


should be

### Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

SSI Interrupt Clear (SSIICR)

SSI0 base: 0x4000.8000 Offset 0x020 Type W1C, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.
1	RTIC	W1C	0	SSI Receive Time-Out Interrupt Clear The RTIC values are defined as follows:
				Value Description  0 No effect on interrupt.  1 Clears interrupt.
0	RORIC	W1C	0	SSI Receive Overrun Interrupt Clear The RORIC values are defined as follows:

Value Description


- No effect on interrupt.
- Clears interrupt.

### Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 Offset 0xFD0 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID4	RO	0x00	SSI Peripheral ID Register[7:0]

### Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 Offset 0xFD4 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID5	RO	0x00	SSI Peripheral ID Register[15:8]

### Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 Offset 0xFD8 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID6	RO	0x00	SSI Peripheral ID Register[23:16]

### Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 Offset 0xFDC Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID7	RO	0x00	SSI Peripheral ID Register[31:24]

### Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 Offset 0xFE0 Type RO, reset 0x0000.0022





Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x22	SSI Peripheral ID Register[7:0]

### Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)






Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0x00	SSI Peripheral ID Register [15:8]

### Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 Offset 0xFE8 Type RO, reset 0x0000.0018




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x18	SSI Peripheral ID Register [23:16]

### Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 Offset 0xFEC Type RO, reset 0x0000.0001




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x01	SSI Peripheral ID Register [31:24]

## Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

#### SSI PrimeCell Identification 0 (SSIPCellID0)

SSI0 base: 0x4000.8000 Offset 0xFF0 Type RO, reset 0x0000.000D




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	SSI PrimeCell ID Register [7:0]

### Register 19: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

#### SSI PrimeCell Identification 1 (SSIPCellID1)

SSI0 base: 0x4000.8000 Offset 0xFF4 Type RO, reset 0x0000.00F0




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	SSI PrimeCell ID Register [15:8]

### Register 20: SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

#### SSI PrimeCell Identification 2 (SSIPCelIID2)

SSI0 base: 0x4000.8000 Offset 0xFF8 Type RO, reset 0x0000.0005




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x05	SSI PrimeCell ID Register [23:16]

### Register 21: SSI PrimeCell Identification 3 (SSIPCelIID3), offset 0xFFC

The SSIPCellIDn registers are hard-coded, and the fields within the register determine the reset value.

#### SSI PrimeCell Identification 3 (SSIPCellID3)

SSI0 base: 0x4000.8000 Offset 0xFFC Type RO, reset 0x0000.00B1



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	SSI PrimeCell ID Register [31:24]

# 12 Analog Comparators

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

**Note:** Not all comparators have the option to drive an output pin. See the Comparator Operating Mode tables in "Functional Description" on page 379 for more information.


The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence.

The Stellaris<sup>®</sup> Analog Comparators module has the following features:

- Two independent integrated analog comparators
- Configurable for output to drive an output pin or generate an interrupt
- Compare external pin input to external pin input or to internal programmable voltage reference
- Compare a test voltage against any one of these voltages
  - An individual external reference voltage
  - A shared single external reference voltage
  - A shared internal reference voltage

### 12.1 Block Diagram

Figure 12-1. Analog Comparator Module Block Diagram



### 12.2 Signal Description

Table 12-1 on page 379, Table 12-2 on page 379 and Table 12-3 on page 379 list the external signals of the Analog Comparators and describe the function of each. The Analog Comparator output signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Assignment" lists the possible GPIO pin placements for the Analog Comparator signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 218) should be set to choose the Analog Comparator function. The positive and negative input signals are configured by clearing the DEN bit in the **GPIO Digital Enable (GPIODEN)** register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 197.

**Table 12-1. Analog Comparators Signals (28SOIC)** 

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
C0+	2	I	Analog	Analog comparator 0 positive input.
C0-	4	1	Analog	Analog comparator 0 negative input.
C0o	3	0	TTL	Analog comparator 0 output.
C1-	3	I	Analog	Analog comparator 1 negative input.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

**Table 12-2. Analog Comparators Signals (48QFP)** 

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
C0+	42	I	Analog	Analog comparator 0 positive input.
C0-	44	1	Analog	Analog comparator 0 negative input.
C0o	43	0	TTL	Analog comparator 0 output.
C1-	43	Ţ	Analog	Analog comparator 1 negative input.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 12-3. Analog Comparators Signals (48QFN)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
C0+	42	1	Analog	Analog comparator 0 positive input.
C0-	44	I	Analog	Analog comparator 0 negative input.
C0o	43	0	TTL	Analog comparator 0 output.
C1-	43	I	Analog	Analog comparator 1 negative input.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

### 12.3 Functional Description


**Important:** It is recommended that the Digital-Input enable (the GPIODEN bit in the GPIO module) for the analog input pin be disabled to prevent excessive current draw from the I/O pads.

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

```
VIN- < VIN+, VOUT = 1
VIN- > VIN+, VOUT = 0
```

As shown in Figure 12-2 on page 380, the input source for VIN- is an external input. In addition to an external input, input sources for VIN+ can be the +ve input of comparator 0 or an internal reference.

Figure 12-2. Structure of Comparator Unit



A comparator is configured through two status/control registers (ACCTL and ACSTAT). The internal reference is configured through one control register (ACREFCTL). Interrupt status and control is configured through three registers (ACMIS, ACRIS, and ACINTEN). The operating modes of the comparators are shown in the Comparator Operating Mode tables.

Typically, the comparator output is used internally to generate controller interrupts. It may also be used to drive an external pin.

**Important:** The ASRCP bits in the **ACCTLn** register must be set before using the analog comparators. The proper pad configuration for the comparator input and output pins are described in the Comparator Operating Mode tables.

Table 12-4. Comparator 0 Operating Modes

ACCTL0	Comparator 0					
ASRCP	VIN-	VIN+	Output	Interrupt		
00	C0-	C0+	C0o/C1- <sup>a</sup>	yes		
01	C0-	C0+	C0o/C1-	yes		
10	C0-	Vref	C0o/C1-	yes		
11	C0-	reserved	C0o/C1-	yes		

a. C0o and C1- signals share a single pin and may only be used as one or the other.

Table 12-5. Comparator 1 Operating Modes

ACCTL1	Comparator 1						
ASRCP	VIN-	VIN+	Output	Interrupt			
00	C0o/C1- <sup>a</sup>	n/a	n/a	yes			
01	C0o/C1-	C0+	n/a	yes			
10	C0o/C1-	Vref	n/a	yes			
11	C0o/C1-	reserved	n/a	yes			

a. C0o and C1- signals share a single pin and may only be used as one or the other.

### 12.3.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 12-3 on page 381. This is controlled by a single configuration register (**ACREFCTL**). Table 12-6 on page 381 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally.

Figure 12-3. Comparator Internal Reference Structure




Table 12-6. Internal Reference Voltage and ACREFCTL Field Values

ACREFCTL Reg	ister	Output Deference Voltage Boood on VDEF Field Volus
EN Bit Value	RNG Bit Value	Output Reference Voltage Based on VREF Field Value
EN=0	RNG=X	0 V (GND) for any value of VREF; however, it is recommended that RNG=1 and VREF=0 for the least noisy ground reference.
		Total resistance in ladder is 31 R. $V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_T}$ $V_{REF} = AV_{DD} \times \frac{(VREF + 8)}{31}$
EN=1		$V_{REF} = 0.85 + 0.106 \times VREF$ The range of internal reference in this mode is 0.85-2.448 V.
	RNG=1	Total resistance in ladder is 23 R. $V_{\it REF} = AV_{\it DD} \times \frac{R_{\it VREF}}{R_{\it T}}$ $V_{\it REF} = AV_{\it DD} \times \frac{V_{\it REF}}{23}$ $V_{\it REF} = 0.143 \times V_{\it REF}$ The range of internal reference for this mode is 0-2.152 V.

# 12.4 Initialization and Configuration

The following example shows how to configure an analog comparator to read back its output value from an internal register.

1. Enable the analog comparator 0 clock by writing a value of 0x0010.0000 to the **RCGC1** register in the System Control module.

- 2. In the GPIO module, enable the GPIO port/pin associated with C0- as a GPIO input.
- 3. Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000.030C.
- **4.** Configure comparator 0 to use the internal voltage reference and to *not* invert the output by writing the **ACCTL0** register with the value of 0x0000.040C.
- **5.** Delay for some time.
- 6. Read the comparator output value by reading the ACSTAT0 register's OVAL value.

Change the level of the signal input on CO- to see the OVAL value change.

### 12.5 Register Map

Table 12-7 on page 382 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000.

Note that the analog comparator module clock must be enabled before the registers can be programmed (see page 168). There must be a delay of 3 system clocks after the ADC module clock is enabled before any ADC module registers are accessed.

**Table 12-7. Analog Comparators Register Map** 

Offset	Name	Туре	Reset	Description	See page
0x000	ACMIS	R/W1C	0x0000.0000	Analog Comparator Masked Interrupt Status	383
0x004	ACRIS	RO	0x0000.0000	Analog Comparator Raw Interrupt Status	384
0x008	ACINTEN	R/W	0x0000.0000	Analog Comparator Interrupt Enable	385
0x010	ACREFCTL	R/W	0x0000.0000	Analog Comparator Reference Voltage Control	386
0x020	ACSTAT0	RO	0x0000.0000	Analog Comparator Status 0	387
0x024	ACCTL0	R/W	0x0000.0000	Analog Comparator Control 0	388
0x040	ACSTAT1	RO	0x0000.0000	Analog Comparator Status 1	387
0x044	ACCTL1	R/W	0x0000.0000	Analog Comparator Control 1	388

## 12.6 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.


### Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000

This register provides a summary of the interrupt status (masked) of the comparators.

Analog Comparator Masked Interrupt Status (ACMIS)

Base 0x4003.C000

Offset 0x000 Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	IN1	R/W1C	0	Comparator 1 Masked Interrupt Status
				Gives the masked interrupt state of this interrupt. Write 1 to this bit to clear the pending interrupt.
0	IN0	R/W1C	0	Comparator 0 Masked Interrupt Status
				Gives the masked interrupt state of this interrupt. Write 1 to this bit to clear the pending interrupt.


### Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004

This register provides a summary of the interrupt status (raw) of the comparators.

Analog Comparator Raw Interrupt Status (ACRIS)

Base 0x4003.C000 Offset 0x004

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	IN1	RO	0	Comparator 1 Interrupt Status  When set, indicates that an interrupt has been generated by comparator  1.
0	IN0	RO	0	Comparator 0 Interrupt Status
				When set, indicates that an interrupt has been generated by comparator 0


### Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x008

This register provides the interrupt enable for the comparators.

Analog Comparator Interrupt Enable (ACINTEN)

Base 0x4003.C000

Offset 0x008 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	IN1	R/W	0	Comparator 1 Interrupt Enable When set, enables the controller interrupt from the comparator 1 output.
0	IN0	R/W	0	Comparator 0 Interrupt Enable  When set, enables the controller interrupt from the comparator 0 output.


### Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010

This register specifies whether the resistor ladder is powered on as well as the range and tap.

Analog Comparator Reference Voltage Control (ACREFCTL)

Base 0x4003.C000

Offset 0x010 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:10	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	EN	R/W	0	Resistor Ladder Enable
				The EN bit specifies whether the resistor ladder is powered on. If 0, the resistor ladder is unpowered. If 1, the resistor ladder is connected to the analog $V_{\text{DD}}$ .
				This bit is reset to 0 so that the internal reference consumes the least amount of power if not used and programmed.
8	RNG	R/W	0	Resistor Ladder Range
				The RNG bit specifies the range of the resistor ladder. If 0, the resistor ladder has a total resistance of 31 R. If 1, the resistor ladder has a total resistance of 23 R.
7:4	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	VREF	R/W	0x00	Resistor Ladder Voltage Ref


The VREF bit field specifies the resistor ladder tap that is passed through an analog multiplexer. The voltage corresponding to the tap position is the internal reference voltage available for comparison. See Table 12-6 on page 381 for some output reference voltage examples.

# Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x020 Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x040

These registers specify the current output value of the comparator.

### Analog Comparator Status 0 (ACSTAT0)

Base 0x4003.C000 Offset 0x020 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	OVAL	RO	0	Comparator Output Value  The OVAL bit specifies the current output value of the comparator.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


# Register 7: Analog Comparator Control 0 (ACCTL0), offset 0x024 Register 8: Analog Comparator Control 1 (ACCTL1), offset 0x044

These registers configure the comparator's input and output.

Analog Comparator Control 0 (ACCTL0)

Base 0x4003.C000 Offset 0x024

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
1	CINV	R/W	0	Comparator Output Invert  The CINV bit conditionally inverts the output of the comparator. If 0, the output of the comparator is unchanged. If 1, the output of the comparator is inverted prior to being processed by hardware.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


November 17, 2011 389

# 13 Pin Diagram

The LM3S101 microcontroller pin diagrams are shown below.

**Note:** The 28-pin SOIC package is not recommended for new designs (NRND). This device is in production to support existing customers, but TI does not recommend using it in a new design.

Figure 13-1. 28-Pin SOIC Package Pin Diagram



LM3S101

Figure 13-2. 48-Pin QFP Package Pin Diagram





Figure 13-3. 48-Pin QFN Package Pin Diagram<sup>1</sup>



<sup>&</sup>lt;sup>1</sup>The thermal pad must be connected to GND.

# 14 Signal Tables

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register.

**Important:** All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

Table 14-1 on page 393 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Table 14-2 on page 394 lists the signals in alphabetical order by signal name.

Table 14-3 on page 396 groups the signals by functionality, except for GPIOs. Table 14-4 on page 396 lists the GPIO pins and their alternate functionality.

Note: All digital inputs are Schmitt triggered.

**Note:** The 28-pin SOIC package is not recommended for new designs (NRND). This device is in

production to support existing customers, but TI does not recommend using it in a new

design.

### 14.1 28-Pin SOIC Package Pin Tables

Table 14-1. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description
1	PB7	I/O	TTL	GPIO port B bit 7.
I I	TRST	ļ	TTL	JTAG TRST.
2	PB6	I/O	TTL	GPIO port B bit 6.
2	C0+	ļ	Analog	Analog comparator 0 positive input.
	PB5	I/O	TTL	GPIO port B bit 5.
3	C0o	0	TTL	Analog comparator 0 output.
	C1-	I	Analog	Analog comparator 1 negative input.
4	PB4	I/O	TTL	GPIO port B bit 4.
4	C0-	I	Analog	Analog comparator 0 negative input.
5	RST	ļ	TTL	System reset input.
6	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu F$ or greater.
7	VDD	-	Power	Positive supply for I/O and some logic.
8	GND	-	Power	Ground reference for logic and I/O pins.
9	OSC0	I	Analog	Main oscillator crystal input or an external clock reference input.
10	OSC1	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
11	PA0	I/O	TTL	GPIO port A bit 0.
11	U0Rx	I	TTL	UART module 0 receive.
12	PA1	I/O	TTL	GPIO port A bit 1.
12	UOTx	0	TTL	UART module 0 transmit.
13	PA2	I/O	TTL	GPIO port A bit 2.
13	SSIClk	I/O	TTL	SSI clock.

Table 14-1. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description
14	PA3	I/O	TTL	GPIO port A bit 3.
14	SSIFss	I/O	TTL	SSI frame.
15 PA4 I/O		I/O	TTL	GPIO port A bit 4.
15	SSIRx	I	TTL	SSI receive.
16	PA5	I/O	TTL	GPIO port A bit 5.
10	SSITx	0	TTL	SSI transmit.
17	VDD	-	Power	Positive supply for I/O and some logic.
18	GND	-	Power	Ground reference for logic and I/O pins.
19	PB0	I/O	TTL	GPIO port B bit 0.
19	CCP0	I/O	TTL	Capture/Compare/PWM 0.
20	PB1	I/O	TTL	GPIO port B bit 1.
20	32KHz	I	TTL	32-KHz input to the timer.
21	GND	-	Power	Ground reference for logic and I/O pins.
22	VDD	-	Power	Positive supply for I/O and some logic.
23	PB2	I/O	TTL	GPIO port B bit 2.
24	PB3	I/O	TTL	GPIO port B bit 3.
	PC3	I/O	TTL	GPIO port C bit 3.
25	SWO	0	TTL	JTAG TDO and SWO.
	TDO	0	TTL	JTAG TDO and SWO.
26	PC2	I/O	TTL	GPIO port C bit 2.
20	TDI	I	TTL	JTAG TDI.
	PC1	I/O	TTL	GPIO port C bit 1.
27	SWDIO	I/O	TTL	JTAG TMS and SWDIO.
	TMS	I/O	TTL	JTAG TMS and SWDIO.
	PC0	I/O	TTL	GPIO port C bit 0.
28	SWCLK	I	TTL	JTAG/SWD CLK.
	TCK	I	TTL	JTAG/SWD CLK.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 14-2. Signals by Signal Name

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
32KHz	20	1	TTL	32-KHz input to the timer.
C0+	2	1	Analog	Analog comparator 0 positive input.
C0-	4	1	Analog	Analog comparator 0 negative input.
COo	3	0	TTL	Analog comparator 0 output.
C1-	3	1	Analog	Analog comparator 1 negative input.
CCP0	19	I/O	TTL	Capture/Compare/PWM 0.
GND	8 18 21	-	Power Ground reference for logic and I/O pins.	
LDO	6	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu F$ or greater.

Table 14-2. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description	
osc0	9	I	Analog	Main oscillator crystal input or an external clock reference input.	
OSC1	10	0	Analog	Main oscillator crystal output. Leave unconnected when usin a single-ended clock source.	
PA0	11	I/O	TTL	GPIO port A bit 0.	
PA1	12	I/O	TTL	GPIO port A bit 1.	
PA2	13	I/O	TTL	GPIO port A bit 2.	
PA3	14	I/O	TTL	GPIO port A bit 3.	
PA4	15	I/O	TTL	GPIO port A bit 4.	
PA5	16	I/O	TTL	GPIO port A bit 5.	
PB0	19	I/O	TTL	GPIO port B bit 0.	
PB1	20	I/O	TTL	GPIO port B bit 1.	
PB2	23	I/O	TTL	GPIO port B bit 2.	
PB3	24	I/O	TTL	GPIO port B bit 3.	
PB4	4	I/O	TTL	GPIO port B bit 4.	
PB5	3	I/O	TTL	GPIO port B bit 5.	
PB6	2	I/O	TTL	GPIO port B bit 6.	
PB7	1	I/O	TTL	GPIO port B bit 7.	
PC0	28	I/O	TTL	GPIO port C bit 0.	
PC1	27	I/O	TTL	GPIO port C bit 1.	
PC2	26	I/O	TTL	GPIO port C bit 2.	
PC3	25	I/O	TTL	GPIO port C bit 3.	
RST	5	I	TTL	System reset input.	
SSIClk	13	I/O	TTL	SSI clock.	
SSIFss	14	I/O	TTL	SSI frame.	
SSIRx	15	I	TTL	SSI receive.	
SSITx	16	0	TTL	SSI transmit.	
SWCLK	28	I	TTL	JTAG/SWD CLK.	
SWDIO	27	I/O	TTL	JTAG TMS and SWDIO.	
SWO	25	0	TTL	JTAG TDO and SWO.	
TCK	28	I	TTL	JTAG/SWD CLK.	
TDI	26	I	TTL	JTAG TDI.	
TDO	25	0	TTL	JTAG TDO and SWO.	
TMS	27	I/O	TTL	JTAG TMS and SWDIO.	
TRST	1	I	TTL	JTAG TRST.	
UORx	11	I	TTL	UART module 0 receive.	
UOTx	12	0	TTL	UART module 0 transmit.	
VDD	7 17 22	-	Power	Positive supply for I/O and some logic.	

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 14-3. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
	C0+	2	I	Analog	Analog comparator 0 positive input.
Analog Comparators  General-Purpose	C0-	4	I	Analog	Analog comparator 0 negative input.
	C0o	3	0	TTL	Analog comparator 0 output.
	C1-	3	I	Analog	Analog comparator 1 negative input.
General-Purpose	32KHz	20	I	TTL	32-KHz input to the timer.
Timers	CCP0	19	I/O	TTL	Capture/Compare/PWM 0.
	SWCLK	28	I	TTL	JTAG/SWD CLK.
	SWDIO	27	I/O	TTL	JTAG TMS and SWDIO.
	SWO	25	0	TTL	JTAG TDO and SWO.
ITAC/SWD/SWO	TCK	28	I	TTL	JTAG/SWD CLK.
JTAG/SWD/SWO	TDI	26	I	TTL	JTAG TDI.
	TDO	25	0	TTL	JTAG TDO and SWO.
	TMS	27	I/O	TTL	JTAG TMS and SWDIO.
	TRST	1	I	TTL	JTAG TRST.
	GND	8 18 21	-	Power	Ground reference for logic and I/O pins.
Power	LDO	6	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater.
	VDD	7 17 22	-	Power	Positive supply for I/O and some logic.
	SSIClk	13	I/O	TTL	SSI clock.
SSI	SSIFss	14	I/O	TTL	SSI frame.
331	SSIRx	15	I	TTL	SSI receive.
	SSITx	16	0	TTL	SSI transmit.
	osc0	9	I	Analog	Main oscillator crystal input or an external clock reference input.
System Control & Clocks	osc1	10	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
	RST	5	I	TTL	System reset input.
UART	U0Rx	11	I	TTL	UART module 0 receive.
UARI	UOTx	12	0	TTL	UART module 0 transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

**Table 14-4. GPIO Pins and Alternate Functions** 

10	Pin Number	Multiplexed Function	Multiplexed Function
PA0	11	UORx	
PA1	12	UOTx	
PA2	13	SSIClk	
PA3	14	SSIFss	
PA4	15	SSIRx	
PA5	16	SSITx	

Table 14-4. GPIO Pins and Alternate Functions (continued)

10	Pin Number	Multiplexed Function	Multiplexed Function
PB0	19	CCP0	
PB1	20	32KHz	
PB2	23		
PB3	24		
PB4	4	C0-	
PB5	3	C1-	C0o
PB6	2	C0+	
PB7	1	TRST	
PC0	28	TCK	SWCLK
PC1	27	TMS	SWDIO
PC2	26	TDI	
PC3	25	TDO	SWO

# 14.2 48-Pin QFP/QFN Package Pin Table

Table 14-5. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description
1	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
2	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
3	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
4	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
5	RST	I	TTL	System reset input.
6	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu F$ or greater.
7	VDD	-	Power	Positive supply for I/O and some logic.
8	GND	-	Power	Ground reference for logic and I/O pins.
9	OSC0	I	Analog	Main oscillator crystal input or an external clock reference input.
10	OSC1	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
11	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
12	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
13	NC	-	- No connect. Leave the pin electrically unconnected/isola	
14	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
15	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
16	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
17	PA0	I/O	TTL	GPIO port A bit 0.
"	U0Rx	I	TTL	UART module 0 receive.
18	PA1	I/O	TTL	GPIO port A bit 1.
10	UOTx	0	TTL	UART module 0 transmit.
19	PA2	I/O	TTL	GPIO port A bit 2.
19	SSIClk	I/O	TTL	SSI clock.

Table 14-5. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description	
20	PA3	I/O	TTL	GPIO port A bit 3.	
20	SSIFss	I/O	TTL	SSI frame.	
21	PA4	I/O	TTL	GPIO port A bit 4.	
21	SSIRx	I	TTL	SSI receive.	
22	PA5	I/O	TTL	GPIO port A bit 5.	
22	SSITx	0	TTL	SSI transmit.	
23	VDD	-	Power	Positive supply for I/O and some logic.	
24	GND	-	Power	Ground reference for logic and I/O pins.	
25	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.	
26	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.	
27	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.	
28	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.	
29	PB0	I/O	TTL	GPIO port B bit 0.	
29	CCP0	I/O	TTL	Capture/Compare/PWM 0.	
20	PB1	I/O	TTL	GPIO port B bit 1.	
30	32KHz	I I	TTL	32-KHz input to the timer.	
31	GND	-	Power	Ground reference for logic and I/O pins.	
32	VDD	-	Power	Positive supply for I/O and some logic.	
33	PB2	I/O	TTL	GPIO port B bit 2.	
34	PB3	I/O	TTL	GPIO port B bit 3.	
35	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.	
36	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.	
	PC3	I/O	TTL	GPIO port C bit 3.	
37	SWO	0	TTL	JTAG TDO and SWO.	
	TDO	0	TTL	JTAG TDO and SWO.	
38	PC2	I/O	TTL	GPIO port C bit 2.	
36	TDI	I	TTL	JTAG TDI.	
	PC1	I/O	TTL	GPIO port C bit 1.	
39	SWDIO	I/O	TTL	JTAG TMS and SWDIO.	
	TMS	I/O	TTL	JTAG TMS and SWDIO.	
	PC0	I/O	TTL	GPIO port C bit 0.	
40	SWCLK	1	TTL	JTAG/SWD CLK.	
	TCK	I	TTL	JTAG/SWD CLK.	
41	PB7	I/O	TTL	GPIO port B bit 7.	
41	TRST	I	TTL	JTAG TRST.	
42	PB6	I/O	TTL	GPIO port B bit 6.	
42	C0+	I	Analog	Analog comparator 0 positive input.	
	PB5	I/O	TTL	GPIO port B bit 5.	
43	C0o	0	TTL	Analog comparator 0 output.	
	C1-	I	Analog	Analog comparator 1 negative input.	

Table 14-5. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description
44	PB4	I/O	TTL	GPIO port B bit 4.
77	C0-	I	Analog	Analog comparator 0 negative input.
45	NC	-	- No connect. Leave the pin electrically unconnected/isol.	
46	NC	-	- No connect. Leave the pin electrically unconnected/isola	
47	NC	-	- No connect. Leave the pin electrically unconnected/is	
48	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 14-6. Signals by Signal Name

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
32KHz	30	1	TTL	32-KHz input to the timer.
C0+	42	I	Analog	Analog comparator 0 positive input.
C0-	44	I	Analog	Analog comparator 0 negative input.
C0o	43	0	TTL	Analog comparator 0 output.
C1-	43	1	Analog	Analog comparator 1 negative input.
CCP0	29	I/O	TTL	Capture/Compare/PWM 0.
GND	8 24 31	-	Power	Ground reference for logic and I/O pins.
LDO	6	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu F$ or greater.
NC	1 2 3 4 11 12 13 14 15 16 25 26 27 28 35 36 45 46 47 48	-	-	No connect. Leave the pin electrically unconnected/isolated.
osc0	9	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	10	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
PA0	17	I/O	TTL	GPIO port A bit 0.
PA1	18	I/O	TTL	GPIO port A bit 1.
PA2	19	I/O	TTL	GPIO port A bit 2.

Table 14-6. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
PA3	20	I/O	TTL	GPIO port A bit 3.
PA4	21	I/O	TTL	GPIO port A bit 4.
PA5	22	I/O	TTL	GPIO port A bit 5.
PB0	29	I/O	TTL	GPIO port B bit 0.
PB1	30	I/O	TTL	GPIO port B bit 1.
PB2	33	I/O	TTL	GPIO port B bit 2.
PB3	34	I/O	TTL	GPIO port B bit 3.
PB4	44	I/O	TTL	GPIO port B bit 4.
PB5	43	I/O	TTL	GPIO port B bit 5.
PB6	42	I/O	TTL	GPIO port B bit 6.
PB7	41	I/O	TTL	GPIO port B bit 7.
PC0	40	I/O	TTL	GPIO port C bit 0.
PC1	39	I/O	TTL	GPIO port C bit 1.
PC2	38	I/O	TTL	GPIO port C bit 2.
PC3	37	I/O	TTL	GPIO port C bit 3.
RST	5	I	TTL	System reset input.
SSIClk	19	I/O	TTL	SSI clock.
SSIFss	20	I/O	TTL	SSI frame.
SSIRx	21	I	TTL	SSI receive.
SSITx	22	0	TTL	SSI transmit.
SWCLK	40	I	TTL	JTAG/SWD CLK.
SWDIO	39	I/O	TTL	JTAG TMS and SWDIO.
SWO	37	0	TTL	JTAG TDO and SWO.
TCK	40	I	TTL	JTAG/SWD CLK.
TDI	38	I	TTL	JTAG TDI.
TDO	37	0	TTL	JTAG TDO and SWO.
TMS	39	I/O	TTL	JTAG TMS and SWDIO.
TRST	41	I	TTL	JTAG TRST.
U0Rx	17	I	TTL	UART module 0 receive.
U0Tx	18	0	TTL	UART module 0 transmit.
VDD	7 23 32	-	Power	Positive supply for I/O and some logic.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 14-7. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
	C0+	42	1	Analog	Analog comparator 0 positive input.
Analog Comparators	C0-	44	I	Analog	Analog comparator 0 negative input.
Analog Comparators	C0o	43	0	TTL	Analog comparator 0 output.
	C1-	43	ļ	Analog	Analog comparator 1 negative input.

Table 14-7. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
General-Purpose	32KHz	30	Ι	TTL	32-KHz input to the timer.
Timers	CCP0	29	I/O	TTL	Capture/Compare/PWM 0.
	SWCLK	40	I	TTL	JTAG/SWD CLK.
JTAG/SWD/SWO	SWDIO	39	I/O	TTL	JTAG TMS and SWDIO.
	SWO	37	0	TTL	JTAG TDO and SWO.
	TCK	40	I	TTL	JTAG/SWD CLK.
31AG/3WD/3WO	TDI	38	I	TTL	JTAG TDI.
	TDO	37	0	TTL	JTAG TDO and SWO.
	TMS	39	I/O	TTL	JTAG TMS and SWDIO.
	TRST	41	I	TTL	JTAG TRST.
	GND	8 24 31	-	Power	Ground reference for logic and I/O pins.
Power	LDO	6	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 µF or greater.
	VDD	7 23 32	-	Power	Positive supply for I/O and some logic.
	SSIClk	19	I/O	TTL	SSI clock.
SSI	SSIFss	20	I/O	TTL	SSI frame.
551	SSIRx	21	I	TTL	SSI receive.
	SSITx	22	0	TTL	SSI transmit.
	OSC0	9	I	Analog	Main oscillator crystal input or an external clock reference input.
System Control & Clocks	OSC1	10	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
	RST	5	I	TTL	System reset input.
UART	U0Rx	17	I	TTL	UART module 0 receive.
DAIN	UOTx	18	0	TTL	UART module 0 transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

**Table 14-8. GPIO Pins and Alternate Functions** 

10	Pin Number	Multiplexed Function	Multiplexed Function
PA0	17	UORx	
PA1	18	UOTx	
PA2	19	SSIClk	
PA3	20	SSIFss	
PA4	21	SSIRx	
PA5	22	SSITx	
PB0	29	CCP0	
PB1	30	32KHz	
PB2	33		
PB3	34		

Table 14-8. GPIO Pins and Alternate Functions (continued)

10	Pin Number	Multiplexed Function	Multiplexed Function
PB4	44	C0-	
PB5	43	C1-	C0o
PB6	42	C0+	
PB7	41	TRST	
PC0	40	TCK	SWCLK
PC1	39	TMS	SWDIO
PC2	38	TDI	
PC3	37	TDO	SWO

# 14.3 Connections for Unused Signals

Table 14-9 on page 402 show how to handle signals for functions that are not used in a particular system implementation. Two options are shown in the table: an acceptable practice and a preferred practice for reduced power consumption and improved EMC characteristics.

**Table 14-9. Connections for Unused Signals** 

Function	Signal Name	Pin Number	Acceptable Practice	Preferred Practice
GPIO	All unused GPIOs	-	NC	GND
	OSC0	9	NC	GND
System Control	OSC1	10	NC	NC
	RST	5	Pull up as shown in Figure 5-1 on page 133	Connect through a capacitor to GND as close to pin as possible

# 15 Operating Characteristics

**Table 15-1. Temperature Characteristics** 

Characteristic	Symbol	Value	Unit
Industrial operating temperature range	T <sub>A</sub>	-40 to +85	°C
Extended operating temperature range	T <sub>A</sub>	-40 to +105	°C
Unpowered storage temperature range	T <sub>S</sub>	-65 to +150	°C

**Table 15-2. Thermal Characteristics** 

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) <sup>a</sup>	$\Theta_{JA}$	74 (28-pin SOIC)	°C/W
		50 (48-pin QFP)	
		26 (48-pin QFN)	
Junction temperature <sup>b</sup>	T <sub>J</sub>	$T_A + (P \cdot \Theta_{JA})$	°C
Maximum junction temperature	T <sub>JMAX</sub>	115 c	°C

a. Junction to ambient thermal resistance  $\theta_{\text{JA}}$  numbers are determined by a package simulator.

Table 15-3. ESD Absolute Maximum Ratings<sup>a</sup>

Parameter Name	Min	Nom	Max	Unit
V <sub>ESDHBM</sub>	-	-	2.0	kV
V <sub>ESDCDM</sub>	-	-	1.0	kV
V <sub>ESDMM</sub>	-	-	100	V

a. All Stellaris parts are ESD tested following the JEDEC standard.

b. Power dissipation is a function of temperature.

c.  $T_{\text{JMAX}}$  calculation is based on power consumption values and conditions as specified in "Power Specifications".

# 16 Electrical Characteristics

### 16.1 DC Characteristics

## 16.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

**Note:** The device is not guaranteed to operate properly at the maximum ratings.

Table 16-1. Maximum Ratings

Characteristic <sup>a</sup>	Symbol	Value	Unit
Supply voltage range (V <sub>DD</sub> )	$V_{DD}$	0.0 to +3.6	V
Input voltage	W	-0.3 to 5.5	V
Input voltage for a GPIO configured as an analog input	$V_{IN}$	-0.3 to V <sub>DD</sub> + 0.3	V
Maximum current for pins, excluding pins operating as GPIOs	I	100	mA
Maximum current for GPIO pins	I	100	mA
Maximum input voltage on a non-power pin when the microcontroller is unpowered	V <sub>NON</sub>	300	mV

a. Voltages are measured with respect to GND.

**Important:** This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or VDD).

# 16.1.2 Recommended DC Operating Conditions

**Table 16-2. Recommended DC Operating Conditions** 

Parameter	Parameter Name	Min	Nom	Max	Unit			
V <sub>DD</sub>	Supply voltage	3.0	3.3	3.6	V			
V <sub>IH</sub>	High-level input voltage	2.0	-	5.0	V			
V <sub>IL</sub>	Low-level input voltage	-0.3	-	1.3	V			
V <sub>OH</sub>	High-level output voltage	2.4	-	-	V			
V <sub>OL</sub>	Low-level output voltage	-	-	0.4	V			
	High-level source current, V <sub>OH</sub> =2.4 V							
1	2-mA Drive	2.0	-	-	mA			
I <sub>OH</sub>	4-mA Drive	4.0	-	-	mA			
	8-mA Drive	8.0	-	-	mA			
	Low-level sink current, V <sub>OL</sub> =0.4 V							
I <sub>OL</sub>	2-mA Drive	2.0	-	-	mA			
OL	4-mA Drive	4.0	-	-	mA			
	8-mA Drive	8.0	-	-	mA			

## 16.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

**Table 16-3. LDO Regulator Characteristics** 

Parameter	Parameter Name	Min	Nom	Max	Unit
$V_{LDOOUT}$	Programmable internal (logic) power supply output value	2.25	-	2.75	V
	Output voltage accuracy	-	2%	-	%
t <sub>PON</sub>	Power-on time	-	-	100	μs
t <sub>ON</sub>	Time on	-	-	200	μs
t <sub>OFF</sub>	Time off	-	-	100	μs
V <sub>STEP</sub>	Step programming incremental voltage	-	50	-	mV
C <sub>LDO</sub> External filter capacitor size for internal power supply		1.0	-	3.0	μF

#### 16.1.4 GPIO Module Characteristics

**Table 16-4. GPIO Module DC Characteristics** 

Parameter	Parameter Name	Min	Nom	Max	Unit
R <sub>GPIOPU</sub>	GPIO internal pull-up resistor	50	-	110	kΩ
R <sub>GPIOPD</sub>	GPIO internal pull-down resistor	55	-	180	kΩ
I <sub>LKG</sub>	GPIO input leakage current <sup>a</sup>	-	-	2	μA

a. The leakage current is measured with GND or  $V_{DD}$  applied to the corresponding pin(s). The leakage of digital port pins is measured individually. The port pin is configured as an input and the pullup/pulldown resistor is disabled.

### 16.1.5 Power Specifications

The power measurements specified in the tables that follow are run on the core processor using SRAM with the following specifications (except as noted):

■ 
$$V_{DD} = 3.3 \text{ V}$$

■ Temperature = 25°C

**Table 16-5. Detailed Power Specifications** 

Parameter	Parameter Name	Conditions	Nom	Max	Unit
	Run mode 1 (Flash loop)	LDO = 2.50 V	45	50	mA
		Code = while(1){} executed out of Flash			
		Peripherals = All clock-gated ON			
		System Clock = 20 MHz (with PLL)			
	Run mode 2 (Flash loop)	LDO = 2.50 V	25	30	mA
I <sub>DD_RUN</sub>		Code = while(1){} executed out of Flash			
		Peripherals = All clock-gated OFF			
		System Clock = 20 MHz (with PLL)			
	Run mode 1 (SRAM	LDO = 2.50 V	40	45	mA
	loop)	Code = while(1){} executed in SRAM			
		Peripherals = All clock-gated ON			
		System Clock = 20 MHz (with PLL)			
	Run mode 2 (SRAM	LDO = 2.50 V	20	25	mA
	loop)	Code = while(1){} executed in SRAM			
		Peripherals = All clock-gated OFF			
		System Clock = 20 MHz (with PLL)			
I <sub>DD SLEEP</sub>	Sleep mode	LDO = 2.50 V	17	20	mA
_		Peripherals = All clock-gated OFF			
		System Clock = 20 MHz (with PLL)			
I <sub>DD DEEPSLEEP</sub>	Deep-Sleep mode	LDO = 2.25 V	800	1000	μA
_		Peripherals = All OFF			
		System Clock = MOSC/16			

# 16.1.6 Flash Memory Characteristics

**Table 16-6. Flash Memory Characteristics** 

Parameter	Parameter Name	Min	Nom	Max	Unit
PE <sub>CYC</sub>	Number of guaranteed program/erase cycles before failure <sup>a</sup>	10,000	100,000	-	cycles
T <sub>RET</sub>	Data retention at average operating temperature of 85°C (industrial) or 105°C (extended)	10	-	-	years
T <sub>PROG</sub>	Word program time	20	-	-	μs
T <sub>ERASE</sub>	Page erase time	20	-	-	ms
T <sub>ME</sub>	Mass erase time	-	-	250	ms


a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

## 16.2 AC Characteristics

### 16.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.

Figure 16-1. Load Conditions



#### 16.2.2 Clocks

Table 16-7. Phase Locked Loop (PLL) Characteristics

Parameter	Parameter Name		Nom	Max	Unit
f <sub>ref_crystal</sub>	Crystal reference <sup>a</sup>	3.579545	-	8.192	MHz
f <sub>ref_ext</sub>	External clock reference <sup>a</sup>	3.579545	-	8.192	MHz
f <sub>pll</sub>	PLL frequency <sup>b</sup>	-	200	-	MHz
T <sub>READY</sub>	PLL lock time	-	-	0.5	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register.

**Table 16-8. Clock Characteristics** 

Parameter	Parameter Name	Min	Nom	Max	Unit
f <sub>IOSC</sub>	Internal oscillator frequency	7	12	22	MHz
f <sub>MOSC</sub>	Main oscillator frequency	1	-	8	MHz
t <sub>MOSC_per</sub>	Main oscillator period	125	-	1000	ns
f <sub>ref_crystal_bypass</sub>	Crystal reference using the main oscillator (PLL in BYPASS mode)	1	-	8	MHz
f <sub>ref_ext_bypass</sub>	External clock reference (PLL in BYPASS mode)	0	-	20	MHz
f <sub>system_clock</sub>	System clock	0	-	20	MHz

# 16.2.3 JTAG and Boundary Scan

**Table 16-9. JTAG Characteristics** 

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J1	f <sub>TCK</sub>	TCK operational clock frequency	0	-	10	MHz
J2	t <sub>TCK</sub>	TCK operational clock period	100	-	-	ns
J3	t <sub>TCK_LOW</sub>	TCK clock Low time	-	t <sub>TCK</sub> /2	-	ns
J4	t <sub>TCK_HIGH</sub>	TCK clock High time	-	t <sub>TCK</sub> /2	-	ns
J5	t <sub>TCK_R</sub>	TCK rise time	0	-	10	ns
J6	t <sub>TCK_F</sub>	TCK fall time	0	-	10	ns
J7	t <sub>TMS_SU</sub>	TMS setup time to TCK rise	20	-	-	ns
J8	t <sub>TMS_HLD</sub>	TMS hold time from TCK rise	20	-	-	ns
J9	t <sub>TDI_SU</sub>	TDI setup time to TCK rise	25	-	-	ns

b. PLL frequency is automatically calculated by the hardware based on the  $\mathtt{XTAL}$  field of the RCC register.

Table 16-9. JTAG Characteristics (continued)

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J10	t <sub>TDI_HLD</sub>	TDI hold time from TCK rise	25	-	-	ns
		2-mA drive		23	35	ns
J11	TCK fall to Data	4-mA drive	]	15	26	ns
t TDO_ZDV	Valid from High-Z	8-mA drive	] -	14	25	ns
		8-mA drive with slew rate control	1	18	29	ns
		2-mA drive		21	35	ns
J12	TCK fall to Data Valid from Data	4-mA drive	-	14	25	ns
t <sub>TDO_DV</sub>	Valid	8-mA drive		13	24	ns
		8-mA drive with slew rate control	1	18	28	ns
		2-mA drive		9	11	ns
J13	TCK fall to High-Z	4-mA drive	1	7	9	ns
t TDO_DVZ	from Data Valid	8-mA drive	] -	6	8	ns
		8-mA drive with slew rate control	1	7	9	ns
J14	t <sub>TRST</sub>	TRST assertion time	100	-	-	ns
J15	t <sub>TRST_SU</sub>	TRST setup time to TCK rise	10	-	-	ns

Figure 16-2. JTAG Test Clock Input Timing




Figure 16-3. JTAG Test Access Port (TAP) Timing





Figure 16-4. JTAG TRST Timing



### 16.2.4 Reset

**Table 16-10. Reset Characteristics** 

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R1	V <sub>TH</sub>	Reset threshold	-	2.0	-	V
R2	V <sub>BTH</sub>	Brown-Out threshold	2.85	2.9	2.95	V
R3	T <sub>POR</sub>	Power-On Reset timeout	-	10	-	ms
R4	T <sub>BOR</sub>	Brown-Out timeout	-	500	-	μs
R5	T <sub>IRPOR</sub>	Internal reset timeout after POR	15	-	30	ms
R6	T <sub>IRBOR</sub>	Internal reset timeout after BOR <sup>a</sup>	2.5	-	20	μs
R7	T <sub>IRHWR</sub>	Internal reset timeout after hardware reset (RST pin)	15	-	30	ms
R8	T <sub>IRSWR</sub>	Internal reset timeout after software-initiated system reset <sup>a</sup>	2.5	-	20	μs
R9	T <sub>IRWDR</sub>	Internal reset timeout after watchdog reset <sup>a</sup>	2.5	-	20	μs
R10	T <sub>IRLDOR</sub>	Internal reset timeout after LDO reset <sup>a</sup>	2.5	-	20	μs
R11	T <sub>VDDRISE</sub>	Supply voltage (V <sub>DD</sub> ) rise time (0 V-3.3 V)	-	-	100	ms

a. 20 \* t <sub>MOSC\_per</sub>

Figure 16-5. External Reset Timing (RST)




Figure 16-6. Power-On Reset Timing




Figure 16-7. Brown-Out Reset Timing




Figure 16-8. Software Reset Timing




Figure 16-9. Watchdog Reset Timing





Figure 16-10. LDO Reset Timing



### 16.2.5 Sleep Modes

Table 16-11. Sleep Modes AC Characteristics<sup>a</sup>

Parameter No	Parameter	Parameter Name	Min	Nom	Max	Unit
D1	t <sub>WAKE_S</sub>	Time to wake from interrupt in sleep or deep-sleep mode, not using the PLL	-	-	7	system clocks
D2	t <sub>WAKE_PLL_S</sub>	Time to wake from interrupt in sleep or deep-sleep mode when using the PLL	-	-	T <sub>READY</sub>	ms

a. Values in this table assume the IOSC is the clock source during sleep or deep-sleep mode.

# 16.2.6 General-Purpose I/O (GPIO)

Note: All GPIOs are 5 V-tolerant.

**Table 16-12. GPIO Characteristics** 

Parameter	Parameter Name	Condition	Min	Nom	Max	Unit
		2-mA drive		17	26	ns
	GPIO Rise Time (from 20% to 80%	4-mA drive		9	13	ns
t <sub>GPIOR</sub>	of V <sub>DD</sub> )	8-mA drive	_	6	9	ns
		8-mA drive with slew rate control		10	12	ns
		2-mA drive		17	25	ns
	GPIO Fall Time (from 80% to 20%	4-mA drive		8	12	ns
t <sub>GPIOF</sub>	of V <sub>DD</sub> )	8-mA drive	-	6	10	ns
		8-mA drive with slew rate control		11	13	ns


# 16.2.7 Synchronous Serial Interface (SSI)

**Table 16-13. SSI Characteristics** 

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
S1	t <sub>clk_per</sub>	SSIClk cycle time	2	-	65024	system clocks
S2	t <sub>clk_high</sub>	SSIC1k high time	-	0.5	-	t clk_per
S3	t <sub>clk_low</sub>	SSIC1k low time	-	0.5	-	t clk_per
S4	t <sub>clkrf</sub>	SSIClk rise/fall time <sup>a</sup>	-	6	10	ns
S5	t <sub>DMd</sub>	Data from master valid delay time	0	-	1	system clocks
S6	t <sub>DMs</sub>	Data from master setup time	1	-	-	system clocks
S7	t <sub>DMh</sub>	Data from master hold time	2	-	-	system clocks
S8	t <sub>DSs</sub>	Data from slave setup time	1	-	-	system clocks
S9	t <sub>DSh</sub>	Data from slave hold time	2	-	-	system clocks

a. Note that the delays shown are using 8-mA drive strength.

Figure 16-11. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement







Figure 16-12. SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer





# 16.2.8 Analog Comparator

**Table 16-14. Analog Comparator Characteristics** 

Parameter	Parameter Name	Min	Nom	Max	Unit
V <sub>OS</sub>	Input offset voltage	-	±10	±25	mV
V <sub>CM</sub>	Input common mode voltage range	0	-	V <sub>DD</sub> -1.5	V
C <sub>MRR</sub>	Common mode rejection ratio	50	-	-	dB
T <sub>RT</sub>	Response time	-	-	1	μs
T <sub>MC</sub>	Comparator mode change to Output Valid	-	-	10	μs

**Table 16-15. Analog Comparator Voltage Reference Characteristics** 

Parameter	Parameter Name	Min	Nom	Max	Unit
R <sub>HR</sub>	Resolution high range	-	V <sub>DD</sub> /31	-	LSB
R <sub>LR</sub>	Resolution low range	-	V <sub>DD</sub> /23	-	LSB
A <sub>HR</sub>	Absolute accuracy high range	-	-	±1/2	LSB
A <sub>LR</sub>	Absolute accuracy low range	-	-	±1/4	LSB

# A Serial Flash Loader

### A.1 Serial Flash Loader

The Stellaris® serial flash loader is a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI0 interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

#### A.2 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

#### A.2.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris device which is calculated as follows:

Max Baud Rate = System Clock Frequency / 16

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud-rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2\*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2\*(20/115200) or 0.35 ms.

#### A.2.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See "Frame Formats" on page 343 in the SSI chapter for more information on formats for this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running

the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

# A.3 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

#### A.3.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
  unsigned char ucSize;
  unsigned char ucCheckSum;
  unsigned char Data[];
};
```

ucSize The first byte received holds the total size of the transfer including

the size and checksum bytes.

ucChecksum This holds a simple checksum of the bytes in the data buffer only.

The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].

Data This is the raw data intended for the device, which is formatted in

some form of command interface. There should be ucSize-2 bytes of data provided in this buffer to or from the device.

#### A.3.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once; the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the section that describes the serial flash loader command, COMMAND\_SEND\_DATA (see "COMMAND\_SEND\_DATA (0x24)" on page 418).

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet were valid, just that the packet was received correctly.

### A.3.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the

flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

### A.4 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

### A.4.1 COMMAND\_PING (0X20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

```
Byte[0] = 0x03;
Byte[1] = checksum(Byte[2]);
Byte[2] = COMMAND_PING;
```

The ping command has 3 bytes and the value for COMMAND\_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

### A.4.2 COMMAND\_GET\_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

```
Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_GET_STATUS
```

### A.4.3 COMMAND\_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND\_SEND\_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND\_GET\_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_DOWNLOAD
Byte[3] = Program Address [31:24]
Byte[4] = Program Address [23:16]
Byte[5] = Program Address [15:8]
Byte[6] = Program Address [7:0]
Byte[7] = Program Size [31:24]
```

```
Byte[8] = Program Size [23:16]
Byte[9] = Program Size [15:8]
Byte[10] = Program Size [7:0]
```

### A.4.4 COMMAND\_SEND\_DATA (0x24)

This command should only follow a COMMAND\_DOWNLOAD command or another COMMAND\_SEND\_DATA command if more data is needed. Consecutive send data commands automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND\_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND\_GET\_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

### A.4.5 COMMAND\_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

### A.4.6 COMMAND\_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND\_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

```
Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_RESET
```

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

# B Register Quick Reference

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Process									· ·		_		
R0, type F	R/W, , reset	- (see page	44)												
								ATA							
D4 4	204/4	(	. 44)				DF	ATA							
R1, type i	R/W, , reset	- (see page	2 44)				D	\ <b>T</b> ^							
								ATA ATA							
P2 type F	P/M rosot	(see page	. 44)					NA .							
Kz, type i	vv, , reset	- (see page	- 44)				D/	ATA							
								ATA							
R3. type F	R/W reset	- (see page	2 44)												
, , ,		( p-g-	,				DA	ATA							
								ATA							
R4, type F	R/W, , reset	- (see page	44)												
							DA	ATA							
							DA	ATA							
R5, type F	R/W, , reset	- (see page	2 44)												
							DA	ATA							
							DA	ATA							
R6, type F	R/W, , reset	- (see page	244)												
								ATA							
							DA	ATA							
R7, type F	R/W, , reset	- (see page	e 44)												
								ATA							
DO time I	2/14/ ====4	(222 222	. 44)				DF	ATA							
Ko, type i	t/vv, , reset	- (see page	: 44)				D/	ATA							
								ATA							
R9. type F	R/W reset	- (see page	: 44)												
, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		(555 page	,				DA	ATA							
								ATA							
R10, type	R/W, , rese	t - (see pag	je 44)												
							DA	ATA							
							DA	ATA							
R11, type	R/W, , rese	t - (see pag	je 44)												
							DA	ATA							
							DA	ATA							
R12, type	R/W, , rese	t - (see pag	je 44)												
								ATA							
00.4		,	45)				DA	ATA							
SP, type F	k/W, , reset	- (see page	45)					·D							
								SP SP							
IR type !	R/W roses	0xFFFF.FF	FF (see no	ne 46)				"							
Lix, type i	, ieset	VALIFF.FF	i i (see pa(	gc <del>4</del> 0)				NK							
								NK							
PC, type I	R/W reset	- (see page	e 47)					-							
-, ,,,,,	,,	( page	/				F	C							
								C							

18 2 NUM	47	
	17	16
NUM	1	0
NUM		
NUM		
		PRIMASK
		FAULTMASK
	ASP	TMPL
		COUNT
CLK_SRC	INTEN	ENABLE
	CLK_SRC	ASP  CLK_SRC INTEN

31	20	20	20	27	26	25	24	22	22	24	20	40	40	47	10
15	30 14	29 13	28 12	27	26 10	25 9	24 8	23 7	22 6	21 5	20	19	18	17	16 0
					10	9	0	,	0	3	4	3		'	U
PRIZ, typ	oe R/W, offs	et ux4uo, re	set uxuuut	1.0000					INTC						
	INTB								INTA						
DDI2 4	oe R/W, offs	-4.0400		0.000					INTA						
PKIS, typ		et ux4uc, re	eset uxuuui	J.0000					INTO						
	INTD								INTC						
DDI4 4		-4.0440							INTA						
PKI4, typ	e R/W, offs	et ux41u, re	set uxuuut	1.0000					INTO						
	INTD								INTC						
DDIE 4	oe R/W, offs	-4 Ov 444		0000					INIA						
PKIS, typ		St UX414, 16	Set uxuuut	1.0000					INTO						
	INTD								INTC						
DDIC 4		-4 Ov 440		0000					INTA						
PKIO, typ	e R/W, offs	et UX416, re	set uxuuut	1.0000					INTO						
	INTD								INTC						
DDI7 4	INTB	nt 0v440 ==	nact Owner	0,000					INTA						
PKI/, typ	e R/W, offs	et UX41C, re	eset uxuuol	0.0000					INTO						
	INTD								INTC						
CMEDIC	INTB			2000 0000					INTA						
SWIRIG	, type WO, o	orrset OxFO	J, reset 0x0	0000.0000											
													INTID		
	-M3 Peri			ļ									שוואוו		
CPUID, t	ype RO, offs	set 0xD00,	reset 0x410	0F.C231											
				4D					14	•				ON	
			IN	ИΡ	DAE	TNO			V	AR				ON	
INTERD	tura DAV	offeet Ov.D				RTNO			V	AR				ON EV	
	., type R/W,	offset 0xD0	04, reset 0x	«0000.0000				IODDDS	1	AR				EV	OENID.
INTCTRL NMISET			04, reset 0x	0000.0000 UNPENDSV	PENDSTSET			ISRPRE	ISRPEND	AR		VEC	RI	EV	PEND
NMISET	VEC	PEND	PENDSV	UNPENDSV	PENDSTSET			ISRPRE	1	AR		VEC		EV	PEND
NMISET		PEND offset 0xD0	PENDSV	UNPENDSV	PENDSTSET			ISRPRE	ISRPEND	AR		VEC	RI	EV	PEND
NMISET	VEC	PEND	PENDSV 8, reset 0x	UNPENDSV RETBASE	PENDSTSET			ISRPRE	1	AR		VEC	RI	EV	PEND
NMISET  VTABLE,	VEC	PEND offset 0xD0 BASE	PENDSV 8, reset 0x	COOOO.0000 UNPENDSV RETBASE 0000.0000	PENDSTSET			ISRPRE	ISRPEND	AR		VEC	RI	EV	PEND
NMISET  VTABLE,	VEC	PEND offset 0xD0 BASE	PENDSV 8, reset 0x	0000.0000 UNPENDSV RETBASE 0000.0000	PENDSTSET				ISRPEND	AR		VEC	RI	EV	PEND
VTABLE,	VEC , type R/W, o	PEND offset 0xD0 BASE	PENDSV 8, reset 0x	0000.0000 UNPENDSV RETBASE 0000.0000	PENDSTSET	PENDSTCLR	VEC		ISRPEND	AR		VEC	RI	VECF	
VTABLE,  APINT, ty  ENDIANESS	VEC , type R/W, of	PEND  offset 0xD0  BASE  set 0xD0C,	04, reset 0x PENDSV  8, reset 0x  OFF reset 0xFA	0000.0000 UNPENDSV RETBASE 0000.0000 FSET	PENDSTSET		VEC		ISRPEND	AR		VEC	RI	EV	
VTABLE,  APINT, ty  ENDIANESS	VEC , type R/W, o	PEND  offset 0xD0  BASE  set 0xD0C,	04, reset 0x PENDSV  8, reset 0x  OFF reset 0xFA	0000.0000 UNPENDSV RETBASE 0000.0000 FSET	PENDSTSET	PENDSTCLR	VEC		ISRPEND	AR		VEC	RI	VECF	
VTABLE,  APINT, ty  ENDIANESS	VEC , type R/W, of	PEND  offset 0xD0  BASE  set 0xD0C,	04, reset 0x PENDSV  8, reset 0x  OFF reset 0xFA	0000.0000 UNPENDSV RETBASE 0000.0000 FSET	PENDSTSET	PENDSTCLR	VEC		ISRPEND	AR		VEC	RI	VECF	
NMISET  VTABLE,  APINT, ty  ENDIANESS  SYSCTR	VEC , type R/W, off	PEND offset 0xD0 BASE set 0xD0C,	PENDSV  8, reset 0x  OFF  reset 0xFA	(0000.0000   UNPENDSV     RETBASE     0000.0000     SET     005.0000	PENDSTSET	PENDSTCLR	VEC		ISRPEND	AR	SEVONPEND	VEC	RI	VECF	
NMISET  VTABLE,  APINT, ty  ENDIANESS  SYSCTR	VEC , type R/W, of	PEND offset 0xD0 BASE set 0xD0C,	PENDSV  8, reset 0x  OFF  reset 0xFA	(0000.0000   UNPENDSV     RETBASE     0000.0000     SET     005.0000	PENDSTSET	PENDSTCLR	VEC		ISRPEND	AR	SEVONPEND	VEC	RI	VECF	
NMISET  VTABLE,  APINT, ty  ENDIANESS  SYSCTR	VEC , type R/W, off	PEND offset 0xD0 BASE set 0xD0C,	PENDSV  8, reset 0x  OFF  reset 0xFA	(0000.0000   UNPENDSV     RETBASE     0000.0000     SET     005.0000	PENDSTSET	PENDSTCLR	VEC		ISRPEND	AR			RI	VECF  VECTCLRACT  SLEEPEXIT	VECTRESE
NMISET  VTABLE,  APINT, t)  ENDIANESS  SYSCTR  CFGCTR	VEC , type R/W, off S L, type R/W	PEND  ffset 0xD0  BASE  set 0xD0C,  offset 0xD	OFF reset 0xFA  110, reset 0  111, reset 0	(0000.0000 UNPENDSV RETBASE 0000.0000	PENDSTSET	PENDSTCLR	VEC		ISRPEND	AR	SEVONPEND DIV0	VEC	RI	VECF	VECTRESE
NMISET  VTABLE,  APINT, t)  ENDIANESS  SYSCTR  CFGCTR	VEC , type R/W, off	PEND  ffset 0xD0  BASE  set 0xD0C,  offset 0xD	OFF reset 0xFA  110, reset 0  111, reset 0	(0000.0000 UNPENDSV RETBASE 0000.0000	PENDSTSET	PENDSTCLR	VEC		OFFSET	AR			RI	VECF  VECTCLRACT  SLEEPEXIT	VECTRESE
NMISET  VTABLE,  APINT, t)  ENDIANESS  SYSCTR  CFGCTR	VEC , type R/W, off S L, type R/W RL, type R/W	PEND  ffset 0xD0  BASE  set 0xD0C,  offset 0xD	OFF reset 0xFA  110, reset 0  111, reset 0	(0000.0000 UNPENDSV RETBASE 0000.0000	PENDSTSET	PENDSTCLR	VEC		ISRPEND	AR			RI	VECF  VECTCLRACT  SLEEPEXIT	VECTRESE
NMISET  VTABLE,  APINT, ty  ENDIANESS SYSCTR  CFGCTR  SYSPRI1	VEC , type R/W, off  S L, type R/W RL, type R/W RL, type R/W, BUS	PEND offset 0xD0 BASE set 0xD0C, offset 0xD	O4, reset 0x PENDSV  8, reset 0x OFF reset 0xFA  110, reset 0  114, reset 0x 18, reset 0x	(0000.0000   UNPENDSV     RETBASE     0000.0000     X0000.0000     X00000.0000     X00000     X00000     X0000     X00000     X00000     X000	PENDSTSET	PENDSTCLR	VEC		OFFSET	AR			RI	VECF  VECTCLRACT  SLEEPEXIT	VECTRESE
NMISET  VTABLE,  APINT, ty  ENDIANESS SYSCTR  CFGCTR  SYSPRI1	VEC , type R/W, off  S L, type R/W L, type R/W L, type R/W, BUS 2, type R/W,	PEND offset 0xD0 BASE set 0xD0C, offset 0xD	O4, reset 0x PENDSV  8, reset 0x OFF reset 0xFA  110, reset 0  114, reset 0x 18, reset 0x	(0000.0000   UNPENDSV     RETBASE     0000.0000     X0000.0000     X00000.0000     X00000     X00000     X0000     X00000     X00000     X000	PENDSTSET	PENDSTCLR	VEC		OFFSET	AR			RI	VECF  VECTCLRACT  SLEEPEXIT	VECTRESE
NMISET  VTABLE,  APINT, ty  ENDIANESS SYSCTR  CFGCTR  SYSPRI1	VEC , type R/W, off  S L, type R/W  RL, type R/W  I, type R/W,  BUS	PEND offset 0xD0 BASE set 0xD0C, offset 0xD	O4, reset 0x PENDSV  8, reset 0x OFF reset 0xFA  110, reset 0  114, reset 0x 18, reset 0x	(0000.0000   UNPENDSV     RETBASE     0000.0000     X0000.0000     X00000.0000     X00000     X00000     X0000     X00000     X00000     X000	PENDSTSET	PENDSTCLR	VEC		OFFSET	AR			RI	VECF  VECTCLRACT  SLEEPEXIT	VECTRESE
NMISET  VTABLE,  APINT, ty  ENDIANESS  SYSCTR  CFGCTR  SYSPRI1	VEC  type R/W, off  L, type R/W  L, type R/W  BUS  type R/W,  SVC	PEND  offset 0xD0  BASE  set 0xD0C,  offset 0xD  offset 0xD	OFF reset 0xFA  110, reset 0  111, reset 0  112, reset 0x  113, reset 0x	(0000.0000 UNPENDSV RETBASE 0000.0000  SSET (0000.0000)  (0000.0000) (0000.0000) (0000.0000)	PENDSTSET	PENDSTCLR	VEC		OFFSET	AR			RI	VECF  VECTCLRACT  SLEEPEXIT	VECTRESE
NMISET  VTABLE,  APINT, ty  ENDIANESS  SYSCTR  CFGCTR  SYSPRI1	VEC  type R/W, off  L, type R/W  L, type R/W,  BUS  type R/W,  SVC  type R/W,	PEND  offset 0xD0  BASE  set 0xD0C,  offset 0xD  offset 0xD	OFF reset 0xFA  110, reset 0  111, reset 0  112, reset 0x  113, reset 0x	(0000.0000 UNPENDSV RETBASE 0000.0000  SSET (0000.0000)  (0000.0000) (0000.0000) (0000.0000)	PENDSTSET	PENDSTCLR	VEC		USAGE	AR			RI	VECF  VECTCLRACT  SLEEPEXIT	VECTRESE
NMISET  VTABLE,  APINT, ty  ENDIANESS  SYSCTR  CFGCTR  SYSPRI1	VEC  type R/W, off  L, type R/W  L, type R/W  BUS  type R/W,  SVC	PEND  offset 0xD0  BASE  set 0xD0C,  offset 0xD  offset 0xD	OFF reset 0xFA  110, reset 0  111, reset 0  112, reset 0x  113, reset 0x	(0000.0000 UNPENDSV RETBASE 0000.0000  SSET (0000.0000)  (0000.0000) (0000.0000) (0000.0000)	PENDSTSET	PENDSTCLR	VEC		OFFSET	AR			RI	VECF  VECTCLRACT  SLEEPEXIT	VECTRESE

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SYSHND	CTRL, type	R/W, offset	0xD24, re	set 0x0000.	0000										
													USAGE	BUS	MEM
SVC	BUSP	MEMP	USAGEP	TICK	PNDSV		MON	SVCA				USGA		BUSA	MEMA
FAULTST	TAT, type R/\	N1C, offset	0xD28, re:	set 0x0000.	0000										
		,	,			DIV0	UNALIGN					NOCP	INVPC	INVSTAT	UNDEF
BFARV			BSTKE	BUSTKE	IMPRE	PRECISE	IBUS	MMARV							IERR
	STAT, type R	/W1C offer				1									
DBG	FORCED		Ct UXDEG, I		0.0000										
DBG	FORCED													VECT	
			• •											VECT	
MINIADDR	R, type R/W,	Offset UXD	34, reset -												
								DR 							
							AD	DR							
FAULTAD	DDR, type R	/W, offset 0	xD38, rese	t -											
							AD	DR							
							AD	DR							
System	n Control	l													
-	400F.E000														
DID0, typ	e RO, offse	t 0x000, res	set - (see pa	age 143)											
		VER													
			MA	JOR							MII	NOR			
PBORCT	L, type R/W	offset 0x0	30. reset 0	x0000.7FF	) (see page	e 145)									
	, 31	,			(***   ***										
						BOE	RTIM							BORIOR	BORWT
LDOPCT	L, type R/W,	offeet 0v0	34 reset fo	×0000 0000	(see nage		*****							50111011	50
LDOFCII	L, type R/VV,	, Oliset uxu	34, reset 0.	T	(see page	140)									
												\( \)	DI		
					4.47\							VA	vDJ		
RIS, type	RO, offset	UXU50, rese	et 0x0000.0	ooo (see pa	ige 147)										
									PLLLRIS	CLRIS	IOFRIS	MOFRIS	LDORIS	BORRIS	PLLFRIS
IMC, type	R/W, offset	t 0x054, res	et 0x0000.	0000 (see p	age 148)										
									PLLLIM	CLIM	IOFIM	MOFIM	LDOIM	BORIM	PLLFIM
MISC, typ	pe R/W1C, o	ffset 0x058	, reset 0x0	000.0000 (	see page 1	49)									
									PLLLMIS	CLMIS	IOFMIS	MOFMIS	LDOMIS	BORMIS	
RESC, ty	pe R/W, offs	set 0x05C, ı	reset - (see	page 150)											
										LDO	SW	WDT	BOR	POR	EXT
RCC. tvn	e R/W, offse	et 0x060. re	set 0x0780	.3AC0 (see	page 151)					1	-	1	1		
-, ., p	, 550	,.0		ACG	, . 501)		SDIV		USESYSDIV						
		PWRDN	OEN	BYPASS	PLLVER	510		ΓAL	JOLOTODIV	OSC	SRC	IOSCVER	MOSCVER	IOSCOIS	MOSCOIS
DI LOCO	type BO											,OCCOVER	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	.000000	
FLLCFG,	, type RO, of	IISEL UXUG4	, r <b>eset -</b> (S6	e page 154	,										
	00					-									
	OD	Dan				F							R		
DSLPCLI	KCFG, type	K/W, offset	ux144, res	set 0x0780.	JUOO (see	page 155)									
															IOSC
CLKVCLI	R, type R/W	, offset 0x1	50, reset 0	x0000.0000	(see page	156)									
															VERCLR
LDOARS	T, type R/W,	offset 0x1	60, reset 0:	x0000.0000	(see page	157)									
															LDOARST

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DID1, type	e RO, offset	0x004, re	set - (see pa	ige 158)											
	VE	R			F	AM					PAF	RTNO			
									TEMP		Р	KG	ROHS	QL	JAL
DC0, type	RO, offset	0x008, res	et 0x0007.0	0003 (see pa	age 160)										
							SRA	AMSZ							
							FLA	SHSZ							
DC1, type	RO, offset	0x010, res	et 0x0000.9	001F (see page	age 161)										
	MINS										PLL	WDT	SWO	SWD	JTAG
DC2, type	RO, offset	0x014, res	et 0x0303.0	011 (see pa	age 162)							1			
						COMP1	COMP0							TIMER1	TIMER0
											SSI0				UART0
	RO, offset	ux018, res	et 0x8100.0	3C0 (see p	age 163)		0000								
32KHZ						C1MINUS	CCP0	CODITIO	COMMUNIC						
DC4 5::::	PO offect	02010 ===	204 040000	2007 /222 -	000 101	CIMINOS	C0O	CUPLUS	COMINUS						
DC4, type	RO, offset	uxu IC, res	Set UXUUUU.	(see p	age 104)										
													GPIOC	GPIOB	GPIOA
RCGC0 +	ype R/W, of	fset Ov100	reset five	000040 (55	e nace 16	5)							31 100	OI 10B	JI IUA
1,0000, 1	ype id W, Oi	1361 02 100	, 16361 0200	(30	c page 10	J)									
												WDT			
SCGC0. to	ype R/W, of	fset 0x110.	reset 0x00	000040 (se	e page 166	6)						1			
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,	(33	- page in	-,									
												WDT			
DCGC0, t	ype R/W, of	fset 0x120	, reset 0x00	000040 (se	e page 16	7)									
												WDT			
RCGC1, t	ype R/W, of	fset 0x104	, reset 0x00	000000 (se	e page 16	8)									
						COMP1	COMP0							TIMER1	TIMER0
											SSI0				UART0
SCGC1, t	ype R/W, of	fset 0x114	, reset 0x00	<b>000000</b> (se	e page 170	0)									
						COMP1	COMP0							TIMER1	TIMER0
											SSI0				UART0
DCGC1, t	ype R/W, of	fset 0x124	, reset 0x00	<b>000000</b> (se	e page 17	2)									
						COMP1	COMP0							TIMER1	TIMER0
											SSI0				UART0
RCGC2, t	ype R/W, of	fset 0x108	, reset 0x00	000000 (se	e page 17	4)									
						_,							GPIOC	GPIOB	GPIOA
SCGC2, t	ype R/W, of	fset 0x118	, reset 0x00	000000 (se	e page 17	5)						1			
													ODICO	ODICE	ODIC
DCCCC 1	numa Data	fa.a.t 0:::100		000000 /	n noc = 47	6)							GPIOC	GPIOB	GPIOA
DCGC2, t	ype R/W, of	iset ux128	, reset ux00	ooooo (se	e page 17	(0									
													GPIOC	GPIOB	GPIOA
SPCP0 4	ype R/W, off	Feat Nyn4n	roset fiven	000000 (22	e nage 17	7)							GFIOC	GFIUB	GFIUA
SKCKU, I	ype R/W, OT	SEL UXU4U	, reset uxuu	ooooo (se	e page 17	ı )									
												WDT			
SRCP1 6	ype R/W, off	Feet OvO44	reset fiven	000000 (co	e nage 17	8)						1 *****			
onon i, tj	, pe 10 vv, 011	JGE UAU44	, .6361 0.00	550000 (36	c page 170	COMP1	COMP0							TIMER1	TIMER0
						JOINI 1	JOINI U				SSI0			THALIXI	UART0
											5010				OAI110

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SRCR2, typ	pe R/W, off	set 0x048,	reset 0x00	000000 (se	e page 179)	)		1							
													GPIOC	GPIOB	GPIO
Internal	Memory	,													
Flash Mo	emory C	ontrol F	Registers	s (Flash	Control	Offset)									
Base 0x40	00F.D000														
FMA, type	R/W, offset	t 0x000, res	set 0x0000.	.0000											
									OFFSET						
FMD, type	R/W, offset	t 0x004, res	set 0x0000.	.0000											
								ATA							
FMC time	DAN effect	. 0.,000		0000			DF	ATA							
iwic, type	ravy, onset	. UXUUO, 1'05	set 0x0000.	.0000			\\/D	RKEY							
							VVI					COMT	MERASE	ERASE	WRIT
FCRIS, type	e RO, offse	et 0x00C. re	eset 0x000	0.0000								1			
-,-,-,	.,,	,.													
														PRIS	ARIS
FCIM, type	R/W, offse	t 0x010, re	set 0x0000	.0000											
														PMASK	AMAS
	B		144	*0000 000	)										
FCMISC, ty	pe R/W1C,	, offset uxu	714, reset u	A0000.000	•										
FCMISC, ty	rpe R/W1C,	, offset uxu	714, reset u	X0000.000											
Internal Flash Mo	Memory emory P	,				ntrol Of	fset)							PMISC	AMIS
Internal Flash Mo Base 0x40	Memory emory P	/ Protectio	on Regis	ters (Sy		ntrol Of	fset)							PMISC	AMIS
Internal Flash Mo Base 0x40	Memory emory P	/ Protectio	on Regis	ters (Sy		ntrol Of	fset)							PMISC	AMISO
Internal Flash Mo Base 0x40 USECRL, ty	Memory emory P 00F.E000 ype R/W, o	rotectio	on Regist	ters (Sy		ntrol Of	fset)				Us	BEC		PMISC	AMISO
Internal Flash Me Base 0x40 USECRL, ty	Memory P emory P 00F.E000 ype R/W, o	rotectio	on Regist	ters (Sy		ntrol Of	fset)				Us	BEC		PMISC	AMISO
Internal Flash Mo Base 0x40 USECRL, ty	Memory P emory P 00F.E000 ype R/W, o	rotectio	on Regist	ters (Sy		ntrol Of			ENABLE		US	L		PMISC	AMISO
Internal Flash Mo Base 0x4( USECRL, to FMPRE, typ	Memory P emory P DOF.E000 ype R/W, off	rotectio	on Regist	3 00.000F		ntrol Of		READ_ ENABLE	ENABLE		US	BEC		PMISC	AMISO
Internal Flash Mo Base 0x4( USECRL, to FMPRE, typ	Memory P emory P DOF.E000 ype R/W, off	rotectio	on Regist	3 00.000F		ntrol Of	READ_	ENABLE	ENABLE		Us	SEC		PMISC	AMISO
Internal Flash Me Base 0x40 USECRL, to	Memory P emory P DOF.E000 ype R/W, off	rotectio	on Regist	3 00.000F		ntrol Of	READ_		ENABLE		US	EEC		PMISC	AMISO
Internal Flash Mo Base 0x40 USECRL, ty  FMPRE, ty  DB0  FMPPE, ty  General- GPIO Por	Memory POOF.E000  ype R/W, off  G  -Purpos  t A base:	rotectio  ffset 0x140  fset 0x130,  fset 0x134,  e Input/0	on Registron, reset 0x10 reset 0x80 reset 0x00 Outputs	3 00.000F	stem Co	ntrol Of	READ_	ENABLE	ENABLE		US	SEC		PMISC	AMIS
Internal Flash Me Base 0x4( USECRL, ty  DB( FMPPE, typ  General- GPIO Port GPIO Port GPIO Port GPIO Port GPIO Port	Memory POOF.E000  ype R/W, off  G  Purpos  t A base: t B base: t C base:	rotectio  ffset 0x140  fset 0x130,  fset 0x134,  e Input/( 0x4000.4( 0x4000.50 0x4000.6)	reset 0x80  reset 0x80  Outputs 000 000 000	ters (Sys	stem Co		READ_	ENABLE	ENABLE		US	SEC		PMISC	AMIS
Internal Flash Mo Base 0x4( USECRL, ty DB( FMPPE, typ	Memory POOF.E000  ype R/W, off  G  Purpos  t A base: t B base: t C base:	rotectio  ffset 0x140  fset 0x130,  fset 0x134,  e Input/( 0x4000.4( 0x4000.50 0x4000.6)	reset 0x80  reset 0x80  Outputs 000 000 000	ters (Sys	stem Co		READ_	ENABLE	ENABLE		US	SEC		PMISC	AMIS
Internal Flash Me Base 0x4( USECRL, ty  DB( FMPPE, typ  General- GPIO Port GPIO Port GPIO Port GPIO Port GPIO Port	Memory POOF.E000  ype R/W, off  G  Purpos  t A base: t B base: t C base:	rotectio  ffset 0x140  fset 0x130,  fset 0x134,  e Input/( 0x4000.4( 0x4000.50 0x4000.6)	reset 0x80  reset 0x80  Outputs 000 000 000	ters (Sys	stem Co		READ_	ENABLE	ENABLE			SEC ATTA		PMISC	AMISO
Internal Flash Mi Base 0x4( USECRL, ty DB( FMPPE, typ  General- GPIO Port GPIO Port GPIO Port GPIODATA	Memory emory P DOF.E000  type R/W, off  G  Purpos t A base: t B base: t C base: t, type R/W,	// /rotectio  ffset 0x140  fset 0x130,  fset 0x134,  e Input/( 0x4000.4( 0x4000.5( 0x4000.6), offset 0x0	on Regision, reset 0x80 reset 0x80 reset 0x00  Outputs 000 000 000 000, reset 0	00.000F 00.000F (GPIOs)	o (see page	209)	READ_	ENABLE	ENABLE					PMISC	AMIS
Internal Flash Me Base 0x4( USECRL, ty  DB( FMPPE, ty)  General- GPIO Port GPIO Port GPIO Port GPIO Port GPIO Port	Memory emory P DOF.E000  type R/W, off  G  Purpos t A base: t B base: t C base: t, type R/W,	// /rotectio  ffset 0x140  fset 0x130,  fset 0x134,  e Input/( 0x4000.4( 0x4000.5( 0x4000.6), offset 0x0	on Regision, reset 0x80 reset 0x80 reset 0x00  Outputs 000 000 000 000, reset 0	00.000F 00.000F (GPIOs)	o (see page	209)	READ_	ENABLE	ENABLE					PMISC	AMISO
Internal Flash Mi Base 0x4( USECRL, ty  DB( FMPPE, typ  General- GPIO Port GPIO Port GPIO Port GPIODATA	Memory emory P DOF.E000  type R/W, off  G  Purpos t A base: t B base: t C base: t, type R/W,	// /rotectio  ffset 0x140  fset 0x130,  fset 0x134,  e Input/( 0x4000.4( 0x4000.5( 0x4000.6), offset 0x0	on Regision, reset 0x80 reset 0x80 reset 0x00  Outputs 000 000 000 000, reset 0	00.000F 00.000F (GPIOs)	o (see page	209)	READ_	ENABLE	ENABLE		D			PMISC	AMISO
Internal Flash Me Base 0x40 USECRL, to USECRL, to DB0 FMPPE, typ  General- GPIO Port GPIO Port GPIO Port GPIO Port GPIODATA  GPIODIR, t	Memory emory P DOF.E000 ype R/W, off G Purpos t A base: t B base: t C base: , type R/W,	Protection  ffset 0x140  fset 0x130,  fset 0x134,  e Input/0 0x4000.4( 0x4000.5( 0x4000.6) 0, offset 0x00	on Regision, reset 0x80 reset 0x80 reset 0x00  Outputs 000 000 000 000, reset 0	3 00.000F 00.000F (GPIOs)	o (see page	209)	READ_	ENABLE	ENABLE		D	  ATA		PMISC	AMIS
Internal Flash Me Base 0x40 USECRL, to USECRL, to DB0 FMPPE, typ  General- GPIO Port GPIO Port GPIO Port GPIO Port GPIODATA  GPIODIR, t	Memory emory P DOF.E000 ype R/W, off G Purpos t A base: t B base: t C base: , type R/W,	Protection  ffset 0x140  fset 0x130,  fset 0x134,  e Input/0 0x4000.4( 0x4000.5( 0x4000.6) 0, offset 0x00	reset 0x80  Outputs 000 000 000 000, reset 0x0 0, reset 0x0	3 00.000F 00.000F (GPIOs)	o (see page	209)	READ_	ENABLE	ENABLE		D	  ATA		PMISC	AMISO
Internal Flash Me Base 0x40 USECRL, to USECRL, to DB0 FMPPE, typ  General- GPIO Port GPIO Port GPIO Port GPIO Port GPIODATA	Memory emory P DOF.E000 ype R/W, off G Purpos t A base: t B base: t C base: , type R/W,	Protection  ffset 0x140  fset 0x130,  fset 0x134,  e Input/0 0x4000.4( 0x4000.5( 0x4000.6) 0, offset 0x00	reset 0x80  Outputs 000 000 000 000, reset 0x0 0, reset 0x0	3 00.000F 00.000F (GPIOs)	o (see page	209)	READ_	ENABLE	ENABLE		D <sub>2</sub>	  ATA		PMISC	AMIS
Internal Flash Me Base 0x4( USECRL, ty  DB( FMPPE, ty)  General- GPIO Port GPIO Port GPIO Port GPIO Port GPIODATA  GPIODIR, t	Memory emory P DOF.E000 ype R/W, off G Purpos t A base: t B base: t C base: , type R/W, off	rotectio  ffset 0x140  fset 0x130,  fset 0x134,  e Input/( 0x4000.4( 0x4000.5( 0x4000.6)  offset 0x400  ffset 0x404,	reset 0x80  Outputs 000 000 000 000, reset 0x0 0, reset 0x0	3 00.000F 00.000F (GPIOs) x0000.0000 (se	o (see page see page 211	209)	READ_	ENABLE	ENABLE		D <sub>2</sub>	ATA		PMISC	AMIS
Internal Flash Me Base 0x4( USECRL, ty  DB( FMPPE, ty)  General- GPIO Port GPIO Port GPIO Port GPIO Port GPIODATA  GPIODIR, t	Memory emory P DOF.E000 ype R/W, off G Purpos t A base: t B base: t C base: , type R/W, off	rotectio  ffset 0x140  fset 0x130,  fset 0x134,  e Input/( 0x4000.4( 0x4000.5( 0x4000.6)  offset 0x400  ffset 0x404,	reset 0x80  Outputs 000 000 000 000 00, reset 0x0 reset 0x00	3 00.000F 00.000F (GPIOs) x0000.0000 (se	o (see page see page 211	209)	READ_	ENABLE	ENABLE		D <sub>2</sub>	ATA		PMISC	AMISO

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOIEV,	type R/W, o	ffset 0x40	C, reset 0x	0000.0000	(see page 2	13)									
											I	EV			
GPIOIM, t	ype R/W, of	fset 0x410	, reset 0x0	000.0000 (	see page 21	4)									
											I	ME			
GPIORIS,	type RO, o	ffset 0x414	4, reset 0x0	000.0000 (	see page 21	5)									
											F	RIS			
GPIOMIS,	type RO, o	ffset 0x41	8, reset 0x0	0000.0000 (	see page 2	16)									
											N	иis			
GPIOICR,	type W1C,	offset 0x4	1C, reset 0	x0000.0000	(see page	217)									
												iC			
SPIOAFS	EL, type R/	W, offset 0	x420, reset	t - (see pag	e 218)										
											AF	SEL			
GPIODR2	R, type R/W	, offset 0x	500, reset	0x0000.00F	F (see page	220)			<del></del>	<del></del>		<del></del>			
											D	RV2			
GPIODR4	R, type R/W	/, offset 0x	504, reset	0x0000.000	(see page	221)									
											D	RV4			
GPIODR8	R, type R/W	/, offset 0x	508, reset	0x0000.000	00 (see page	222)									
											D	RV8			
GPIOODR	R, type R/W,	offset 0x5	OC, reset 0	x0000.000	0 (see page	223)									
											C	DDE			
GPIOPUR	, type R/W,	offset 0x5	10, reset 0	x0000.00FF	see page	224)									
											F	PUE			
GPIOPDR	, type R/W,	offset 0x5	14, reset 0:	×0000.0000	(see page	225)									
											F	PDE			
GPIOSLR	, type R/W,	offset 0x5	18, reset 0x	c0000.0000	(see page	226)									
												SRL			
GPIODEN	, type R/W,	offset 0x5	1C, reset 0	x0000.00FI	F (see page	227)									
												EN			
GPIOPeri	phID4, type	RO, offset	t 0xFD0, re	set 0x0000	.0000 (see	page 228)									
											Р	PID4			
GPIOPeri	phID5, type	RO, offset	t 0xFD4, re	set 0x0000	.0000 (see	page 229)		•							
											Р	PID5			
3PIOPeri	phID6, type	RO, offset	t 0xFD8, re	set 0x0000	.0000 (see )	page 230)									
											Р	ı ID6			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOPerip	ohID7, type	RO, offset	0xFDC, res	set 0x0000	0.0000 (see	page 231)			-						
											PI	D7			
GPIOPerip	ohID0, type	RO, offset	0xFE0, res	et 0x0000	.0061 (see	page 232)									
											PI	D0			
GPIOPerip	ohID1, type	RO, offset	0xFE4, res	et 0x0000	.0000 (see	page 233)									
											_				
											PI	D1			
GPIOPerip	ohID2, type	RO, offset	0xFE8, res	et 0x0000	.0018 (see	page 234)									
											DI	D2			
CDIODarin	shID2 time	DO offeet	0.4550		0004 (222	225					PI	D2			
GPIOPERI	ohID3, type	KO, onsei	UXFEC, res	set uxuuuu	.0001 (see	page 235)									
											PI	D3			
GPIOPCel	IID0, type R	O. offset (	0xFF0 rese	t OxOnnn n	00D (see n	age 236)									
5. 561		,	, 1036		(oco p										
											CI	D0			
GPIOPCel	IID1, type R	O, offset (	0xFF4, rese	t 0x0000.0	0F0 (see pa	age 237)									
											CI	D1			
GPIOPCel	IID2, type R	O, offset (	0xFF8, rese	t 0x0000.0	005 (see pa	age 238)									
											CI	D2			
GPIOPCel	IID3, type R	O, offset (	0xFFC, rese	et 0x0000.0	<b>00B1</b> (see p	age 239)									
											CI	D3			
General	I-Purpos	e Timer	s												
	ase: 0x400 ase: 0x400														
	s, type R/W,		nn reset n	×0000 000	n (see nage	252)									
OI TIMOI C	, type 1011,	Oliset Oxt	700, 16361 0		(see page	. 232)									
														GPTMCFG	<u> </u>
GPTMTAN	/IR, type R/\	V. offset 0:	x004. reset	0x0000.00	00 (see pag	ne 253)								0	·
	, .,,,,	-,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		(CCC p. )	,,									
												TAAMS	TACMR	TA	MR
GPTMTBN	/IR, type R/\	V, offset 0	x008, reset	0x0000.00	000 (see pag	ge 255)									
												TBAMS	TBCMR	ТВ	MR
GPTMCTL	, type R/W,	offset 0x0	0C, reset 0	x0000.000	0 (see page	257)									
	TBPWML			TBE	VENT	TBSTALL	TBEN		TAPWML		RTCEN	TAE	VENT	TASTALL	TAEN
GPTMIMR	, type R/W,	offset 0x0	18, reset 0x	(0000.0000	(see page	260)									
					CBEIM	СВМІМ	TBTOIM					RTCIM	CAEIM	CAMIM	TATOIM
GPTMRIS,	, type RO, c	ffset 0x01	C, reset 0x	0000.0000	(see page 2	262)									
					CBERIS		TBTORIS					RTCRIS	CAERIS	CAMRIS	TATORIS
GPTMMIS	, type RO, o	offset 0x02	0, reset 0x0	0000.0000	(see page 2	263)									
					CBEMIS	CBMMIS	TBTOMIS					RTCMIS	CAEMIS	CAMMIS	TATOMIS

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPTMICR,	type W1C,	offset 0x	024, reset 0	x0000.000	00 (see page	264)									
					CBECINT	CBMCINT	TBTOCINT					RTCCINT	CAECINT	CAMCINT	TATOCINT
GPTMTAIL	.R, type R/V	V, offset 0	x028, reset	0xFFFF.F	FFF (see pa	ge 266)									
							TA	ILRH							
							TA	ILRL							
GPTMTBIL	R, type R/\	V, offset 0	x02C, reset	t 0x0000.F	FFF (see pa	ge 267)									
							ТВ	ILRL							
GPTMTAM	ATCHR, ty	oe R/W, of	fset 0x030,	reset 0xF	FFF.FFFF (s	ee page 26	58)								
							TA	MRH							
							TA	MRL							
<b>GPTMTBM</b>	IATCHR, ty	pe R/W, of	ffset 0x034,	reset 0x0	000.FFFF (s	ee page 26	69)								
							ТВ	I MRL				1			
GPTMTAPI	R, type R/V	I, offset 0:	x038, reset	0x0000.00	000 (see pag	e 270)									
						,									
											TA	.I .PSR			
GPTMTBPI	R, type R/V	V, offset 0	x03C, reset	0x0000.0	000 (see pag	je 271)									
	, , , ,		,		, p-c	,									
											TB	I PSR			
GPTMTAPI	MR. type R	/W. offset	0x040. rese	t 0x0000.	0000 (see pa	age 272)									
	, ,,,,,	,				,									
											TAF	I PSMR			
GPTMTBP	MR. type R	/W. offset	0x044, rese	et 0x0000	0000 (see pa	age 273)									
0	, .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	, σσσι			(000 pt	.go o,									
											TBF	I PSMR			
GPTMTAR	tyne RO (	offset OxO	48 reset Ox	FEEE EEE	F (see page	274)									
OI 111117414,	, t <b>yp</b> c 1to, t	JIIOUL UXU	70, 1000t 0x		· (occ page	217)	Т/	ARH							
								ARL							
GPTMTBR	type RO.	offset 0x0	4C. reset 0x	×0000.FFF	F (see page	275)									
J	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,		. (occ page	,									
							TI	l BRL							
Motobolo	oa Timo							J. (L							
Watchdo Base 0x40		ſ													
		offeet for	000 reset 0	\veeee ==	FF (see page	280)									
ILUAD	., .JPG IV/44	JIIJUL UX	, 16361 0	1 1 1 1 F	(See pay		WD.	TLoad							
								TLoad							
WDTVALU	E. type R∩	offset Ox	004. reset (	)xFFFF.FF	FF (see pag	e 281)									
	_, ., ,, ,, ., .,	,			(000 pag		WD-	ΓValue							
								ΓValue							
WDTCTI +	type R/W o	ffset Nynr	18. reset Ovi	0000.0000	(see page 2	82)									
	., po, 0		,		,see page 2	,									
														RESEN	INTEN
WDTICE +	vne WO of	fset Ovno	C, reset - (s	ee page 2	83)										
TE HOR, U	, pe 110, 01	.561 0300	o, 16361 - (S	oc paye 2	JJ)		/\/D	TIntClr							
								TIntClr							
WDTRIS 1	vne RΩ off	set Ov010	reset Oyno	000.0000	see page 28	4)	***								
	, po 110, on	VAU 10	,		Joe page 20	.,									
															WDTRIS
WDTMIC 1	woo BC of	feat Avad	ropet Out	000 0000	see nore 22	5)									אוטואוס
vv∪ ivilo, t	ype KU, 0f	iset UXU14	, reset uxu	UUUU.UUUU 	see page 28	J)									
															WETME
															WDTMIS

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	, type R/W,					286)		<u> </u>			1	<u> </u>	1		
							STALL								
NDTLOCK	C, type R/W,	offset 0x	C00, reset 0	)x0000.000	0 (see page	287)									
							WD	ΓLock							
							WD	ΓLock							
<b>NDTPerip</b>	hID4, type F	RO, offset	0xFD0, res	et 0x0000.0	0000 (see p	age 288)									
											PI	D4			
NDTPerip	hID5, type F	RO, offset	0xFD4, res	et 0x0000.0	0000 (see p	age 289)									
										1	PI	D5			
WDTPerip	hID6, type F	RO, offset	0xFD8, res	et 0x0000.0	0000 (see p	age 290)									
											PI	D6			
WDTPerip	hID7, type F	RO, offset	0xFDC, res	et 0x0000.	<b>0000</b> (see p	age 291)		•							
											PI	D7			
<b>NDTPerip</b>	hID0, type F	RO, offset	0xFE0, res	et 0x0000.0	0005 (see pa	age 292)									
											PI	D0			
<b>NDTPerip</b>	hID1, type F	RO, offset	0xFE4, res	et 0x0000.0	0018 (see pa	age 293)									
											PI	D1			
WDTPerip	hID2, type F	RO, offset	0xFE8, res	et 0x0000.0	0018 (see pa	age 294)									
											PI	D2			
WDTPerip	hID3, type F	RO, offset	0xFEC, res	et 0x0000.	<b>0001</b> (see p	age 295)									
											PI	D3			
WDTPCell	ID0, type R	O, offset 0	xFF0, reset	t 0x0000.00	<b>0D</b> (see pa	ge 296)									
											CI	D0			
WDTPCell	ID1, type R	O, offset 0	xFF4, reset	t 0x0000.00	F0 (see pag	ge 297)									
											CI	D1			
WDTPCell	ID2, type R	O, offset 0	xFF8, reset	t 0x0000.00	<b>05</b> (see pag	ge 298)									
											CI	D2			
NDTPCell	ID3, type R	O, offset 0	xFFC, rese	t 0x0000.00	B1 (see pa	ge 299)									
								L			CI	D3			
	al Async		ıs Receiv	vers/Trai	nsmitter	s (UAR	Ts)								
UART0 b	ase: 0x400	00.C000													
JARTDR,	type R/W, o	ffset 0x00	0, reset 0x0	0000.0000 (	see page 3	08)									
				OE	BE	PE	FE				DA	ATA			
UARTRSR	/UARTECR	, type RO,	offset 0x00	04, reset 0x	0000.0000	(Reads) (s	see page 31	0)							
												OE	BE	PE	FE
JARTRSR	/UARTECR	, type WO	, offset 0x0	04, reset 0	c0000.0000	(Writes) (	see page 31	10)							
											DA	ATA			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UARTFR.	, type RO, c	ffset 0x018	, reset 0x0	000.0090 (s	ee page 31	2)									
								TXFE	RXFF	TXFF	RXFE	BUSY			
UARTIBE	RD, type R/V	V, offset 0x	024, reset (	0x0000.000	0 (see page	314)									
							DIV	INT							
UARTFB	RD, type R/	W, offset 0x	(028, reset	0x0000.000	00 (see pag	e 315)									
												DIVF	RAC		
UARTLC	RH, type R/	W, offset 0x	c02C, reset	0x0000.00	00 (see pag	je 316)									
								SPS	WL	.EN	FEN	STP2	EPS	PEN	BRK
UARTCT	L, type R/W	, offset 0x0	30, reset 0:	x0000.0300	(see page	318)									
						RXE	TXE	LBE							UARTEN
UARTIFL	S, type R/W	, offset 0x0	)34, reset 0	x0000.0012	(see page	320)									
											RXIFLSEL			TXIFLSEL	
UARTIM,	type R/W, o	offset 0x038	3, reset 0x0	000.0000 (	see page 32	22)									
					OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM				
UARTRIS	S, type RO,	offset 0x03	C, reset 0x	0000.000F	see page 3	24)									
					OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS				
UARTMIS	S, type RO,	offset 0x04	0, reset 0x0	0000.0000 (	see page 3	25)			1						
					OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS				
UARTICE	R, type W1C	, offset 0x0	44, reset 0	x0000.0000	(see page	326)		l.							
						,									
					OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC				
UARTPer	riphID4, typ	e RO, offse	t 0xFD0, re	set 0x0000	.0000 (see	page 328)		l							
	1 /31					, ,									
											PI	I D4			
UARTPer	riphID5, typ	e RO, offse	t 0xFD4. re	set 0x0000	.0000 (see	page 329)		I.							
0.	, -,	.,30	,		(220	. 5/									
											PI	D5			
UARTPer	riphID6, typ	e RO, offse	t 0xFD8. re	set 0x0000	.0000 (see	page 330)		I							
	,, .JP	, 550	20,10			,									
											PI	l D6			
UARTPe	riphID7, typ	e RO. offee	t 0xFDC re	eset Oxnon	0.0000 (see	page 331)					• • • • • • • • • • • • • • • • • • • •	-			
JAIN 11 61	, typ	, 01136	. JAI 20, 16			page 551)									
											DI	 D7			
IIARTD^	riphID0, typ	a RO offee	t Overo	set Overen	0011 (500	nade 333)		l							
JAKIFEI	i ipinibu, typ	e no, onse	. JAI EU, FE		.5011 (566	paye 332)									
											DI	D0			
HADTD	rinhID4 4:	. PO -#-	1 0vEF 1 ==	not Orionna	0000 /22-	nogo 222)		L			PI	D0			
UAKTPE	riphID1, typ	e KU, Offse	ι UXFE4, re	set uxuu00	.uuuu (see	page 333)									
											5.	D1			
				10.000	2010						PI	D1			
UARTPer	riphID2, typ	e RO, offse	t 0xFE8, re	set 0x0000	.0018 (see	page 334)									
								1			PI	D2			

												1			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UAKTPeri	phID3, type	KU, Offse	uxrec, re	set uxuu00 	see) ruuu.	page 335)									
											P	ID3			
UARTPCe	IIID0, type F	RO, offset	0xFF0, res	et 0x0000.0	000D (see p	age 336)									
	., ., .														
											С	ID0			
UARTPCe	IIID1, type F	RO, offset	0xFF4, res	et 0x0000.0	<b>00F0</b> (see p	age 337)									
											С	ID1			
UARTPCe	IIID2, type F	RO, offset	0xFF8, res	et 0x0000.0	0005 (see p	age 338)									
											С	ID2			
UARTPCe	IIID3, type F	RO, offset	0xFFC, res	et 0x0000.0	00B1 (see p	page 339)									
												IDO			
												ID3			
	onous Se: 0x4000.		ertace (S	SSI)											
	ype R/W, of		roent Ovor	000 0000 /2	00 page 25	3)									
JOICKU, I	ype R/VV, OT	SEL VXUUU	, reset uxut	(S	ce paye 35										
			SC	I CR				SPH	SPO	F	RF		D:	SS	
SSICR1, to	ype R/W, off	fset 0x004			ee page 35	(5)									
,,,	,,,,														
												SOD	MS	SSE	LBM
SSIDR, ty	pe R/W, offs	et 0x008,	reset 0x000	00.0000 (se	e page 357	)			-	-					
							DA	ATA							
SSISR, ty	pe RO, offse	et 0x00C, ı	reset 0x000	0.0003 (see	e page 358)										
											BSY	RFF	RNE	TNF	TFE
SSICPSR,	type R/W, o	offset 0x0	10, reset 0x	0000.0000	(see page 3	360)									
											CDC	DVSR			
CCIIM tun	o B/W offer	ot 0v014 .	road Ov000	0.0000 (000	2000 261)						CPS	DVSK			
SSIIWI, typ	e R/W, offs	et UXU 14, 1	eset uxuuu	0.0000 (See	page 301)										
												TXIM	RXIM	RTIM	RORIM
SSIRIS. tv	pe RO, offs	et 0x018.	reset 0x000	0.0008 (see	e page 363	)						1			
						,									
												TXRIS	RXRIS	RTRIS	RORRIS
SSIMIS, ty	pe RO, offs	et 0x01C,	reset 0x00	00.0000 (se	ee page 364	ł)									
												TXMIS	RXMIS	RTMIS	RORMIS
SSIICR, ty	pe W1C, of	fset 0x020	), reset 0x0(	000.0000 (s	ee page 36	5)									
														RTIC	RORIC
SSIPeriph	ID4, type R	O, offset 0	xFD0, rese	t 0x0000.00	000 (see pa	ge 366)									
											n	ID4			
SSIDarinh	ID5, type R	O offeet o	VED4 roso	t 0×0000 00	)()()	ge 367)					Р	ID4			
oorenpn		o, onset t	, , i ese		ou (see pa	96 307)									
											P	I ID5			
SSIPeriph	ID6, type R	O, offset 0	xFD8, rese	t 0x0000.00	000 (see pa	ge 368)		1			·	-			
	, ,,,		,		,	,									
											Р	ID6			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSIPeriph	ID7, type R	O, offset 0	xFDC, res	et 0x0000.0	0000 (see pa	age 369)									
•	,	, , , , , , , , , , , , , , , , , , ,	,		\	,									
												D.7			
											PI	D7			
SSIPeriph	ID0, type R	O, offset 0	xFE0, rese	t 0x0000.0	<b>022</b> (see pa	ige 370)									
											PI	D0			
SSIDorinh	ID1, type R	O offect (	VEE4 rose	+ 0~0000	000 (see pa	ago 371)									
Soirenpii	IID I, type K	o, onset c	/AI L4, 1656		ooo (see pa	ige 371)		1				1			
											PI	D1			
SSIPeriph	ID2, type R	O, offset 0	xFE8, rese	t 0x0000.0	<b>018</b> (see pa	ige 372)									
											PI	D2			
												<i></i>			
SSIPeriph	ID3, type R	O, offset 0	xFEC, rese	et 0x0000.0	1001 (see pa	age 373)									
											PI	D3			
SSIPCellIC	D0, type RC	), offset 0x	FF0, reset	0x0000.00	OD (see pag	ge 374)									
	.,.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,	.,.5001		,==5 pug	,,									
											-	D0			
											CI	D0			
SSIPCellI	D1, type RC	), offset 0x	FF4, reset	0x0000.00	F0 (see pag	je 375)									
											CI	D1			
CCIDCAIII	DO true DO		FF0 ====4	0×0000 00	0F /222 222	276)		<u> </u>							
SSIPCellic	D2, type RC	, onset ux	rro, reset	UXUUUU.UU	us (see pag	e 376)		1				1			
											CI	D2			
SSIPCeIII	D3, type RC	), offset 0x	FFC, reset	0x0000.00	B1 (see pag	ge 377)									
											CI	D3			
											CI	D3			
Analog	Compar	ators													
Base 0x4	1003.C000	)													
ACMIS, ty	pe R/W1C,	offset 0x0	00, reset 0:	x0000.0000	(see page	383)									
					\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \										
														INIA	INIO
														IN1	IN0
ACRIS, ty	pe RO, offs	et 0x004, ı	reset 0x000	00.0000 (se	e page 384	)									
														IN1	IN0
ACINTEN	type R/W,	offoot OvO	00 roost 0x	40000 0000	(000 page	205)									
ACINTEN,	, type K/vv,	Oliset uxu	Jo, reset u	1	(see page	363)		I							
														IN1	IN0
ACREFCT	L, type R/V	V, offset 0x	(010, reset	0x0000.00	00 (see pag	e 386)									
						EN	RNG						1/5	REF	
105=:=					,		INIUG						VI	<u></u>	
ACSTATO,	, type RO, c	offset 0x02	u, reset 0x	U000.0000	(see page 3	887)									
														OVAL	
ACSTAT1	type RO, c	offset 0x04	O. reset Ox	0000.0000	(see page 3	387)									
	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		., . 5000 08		, page o	,									
														OVAL	
ACCTL0, t	type R/W, o	ffset 0x02	4, reset 0x0	0000.0000	(see page 3	88)									
					۸٥	RCP					ISLVAL	10	SEN	CINV	
											IOLVAL	1 18	<b>∠∟!</b> ¥	CIIVV	
ACCTL1, t	type R/W, o	ffset 0x04	4, reset 0x(	0000.0000	(see page 3	88)									
					AS	RCP					ISLVAL	18	SEN	CINV	

# **C** Ordering and Contact Information

### C.1 Ordering Information




Table C-1. Part Ordering Information

Orderable Part Number	Description
LM3S101-IQN20-C2	Stellaris® LM3S101 Microcontroller Industrial Temperature 48-pin LQFP
LM3S101-IQN20-C2T	Stellaris LM3S101 Microcontroller Industrial Temperature 48-pin LQFP Tape-and-reel
LM3S101-EQN20-C2	Stellaris LM3S101 Microcontroller Extended Temperature 48-pin LQFP
LM3S101-EQN20-C2T	Stellaris LM3S101 Microcontroller Extended Temperature 48-pin LQFP Tape-and-reel
LM3S101-IGZ20-C2	Stellaris LM3S101 Microcontroller Industrial Temperature 48-pin QFN
LM3S101-IGZ20-C2T	Stellaris LM3S101 Microcontroller Industrial Temperature 48-pin QFN Tape-and-reel
LM3S101-EGZ20-C2	Stellaris LM3S101 Microcontroller Extended Temperature 48-pin QFN
LM3S101-EGZ20-C2T	Stellaris LM3S101 Microcontroller Extended Temperature 48-pin QFN Tape-and-reel
LM3S101-IRN20-C2	Stellaris LM3S101 Microcontroller Industrial Temperature 28-pin SOIC
LM3S101-IRN20-C2T <sup>a</sup>	Stellaris LM3S101 Microcontroller Industrial Temperature 28-pin SOIC Tape-and-reel
LM3S101-ERN20-C2 <sup>a</sup>	Stellaris LM3S101 Microcontroller Extended Temperature 28-pin SOIC
LM3S101-ERN20-C2T <sup>a</sup>	Stellaris LM3S101 Microcontroller Extended Temperature 28-pin SOIC Tape-and-reel

a. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this package in a new design.

## C.2 Part Markings

The Stellaris microcontrollers are marked with an identifying number. This code contains the following information:

■ The first line indicates the part number, for example, LM3S9B90.

- In the second line, the first eight characters indicate the temperature, package, speed, revision, and product status. For example in the figure below, IQC80C0X indicates an Industrial temperature (I), 100-pin LQFP package (QC), 80-MHz (80), revision C0 (C0) device. The letter immediately following the revision indicates product status. An X indicates experimental and requires a waiver; an S indicates the part is fully qualified and released to production.
- The remaining characters contain internal tracking numbers.



#### C.3 Kits

The Stellaris Family provides the hardware and software tools that engineers need to begin development quickly.

- Reference Design Kits accelerate product development by providing ready-to-run hardware and comprehensive documentation including hardware design files
- Evaluation Kits provide a low-cost and effective means of evaluating Stellaris microcontrollers before purchase
- Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box

See the website at www.ti.com/stellaris for the latest tools available, or ask your distributor.

## C.4 Support Information


For support on Stellaris products, contact the TI Worldwide Product Information Center nearest you: http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm.

# D Package Information

### D.1 28-Pin SOIC Package

### D.1.1 Package Dimensions

Figure D-1. Stellaris LM3S101 28-Pin SOIC Package<sup>1</sup>



**Note:** The following notes apply to the package drawing.

- **1.** Dimension "D" does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, and gate burrs shall not exceed .006" (0.15 mm) per side.
- 2. Dimension "E" does not include inter-lead flash or protrusions. Inter-lead flash and protrusion shall not exceed .010" (0.25 mm) per side.
- 3. "L" is the length of terminal for soldering to a substrate.
- **4.** "N" is the number of terminal positions.
- **5.** Terminal numbers are shown for reference only.
- **6.** The lead width "B", as measured .014" (0.36 mm) or greater above the seating plane, shall not exceed a maximum value of .024" (0.61 mm).
- 7. Reference drawing JEDEC MS013, Variation AE.


<sup>&</sup>lt;sup>1</sup>NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this package in a new design.

Symbol	Dimension in Inc	h	Dimension in mr	Dimension in mm			
	MIN	MAX	MIN	MAX			
A	.093	.014	2.35	2.65			
A1	.004	.012	0.10	0.30			
В	.013	.020	0.33	0.51			
С	.009	.013	0.23	.032			
D	.696	.713	17.70	18.10			
E	.291	.299	7.40	7.60			
е	0.050 BSC		1.27 BSC				
Н	.394	.419	10.00	10.65			
h	.010	.029	0.25	0.75			
L	.016	.050	0.40	1.27			
S	.021	.031	0.533	.0787			
α	0°	8°	0°	8°			

# D.2 48-Pin LQFP Package

### D.2.1 Package Dimensions

Figure D-2. Stellaris LM3S101 48-Pin LQFP Package



**Note:** The following notes apply to the package drawing.


- 1. All dimensions are in mm.
- 2. Dimensions shown are nominal with tolerances indicated.


- **3.** Foot length "L" is measured at gage plane 0.25 mm above seating plane.
- 4. L/F: Eftec 64T Cu or equivalent, 0.127 mm (0.005") thick.

	Packag						
Symbol	48LD	Note					
	MIN						
A	-	1.60					
A <sub>1</sub>	0.05	0.05 0.15					
A <sub>2</sub>	-	1.40					
D	9.0	9.00					
D <sub>1</sub>	7.0						
E	9.0						
E <sub>1</sub>	7.0						
L	0.0						
е	0.9						
b	0.3						
theta	0° -	0° - 7°					
ddd	0.0	0.08					
ccc	0.0						
	MS-026						
	BBC						

### D.2.2 Tray Dimensions


### Figure D-3. 48-Pin LQFP Tray Dimensions





#### **Tape and Reel Dimensions** D.2.3

Figure D-4. 48-Pin LQFP Tape and Reel Dimensions




THIS DRAWING CONTAINS INFORMATION THAT IS PROPRIETARY TO C-PAK PTE.LTD.

#### **D.3** 48-Pin QFN Package

#### D.3.1 **Package Dimensions**

Figure D-5. Stellaris LM3S101 48-Pin QFN Package



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

  B. This drawing is subject to change without notice.
  C. Quad Flatpack, No-leads (QFN) package configuration.

  The package thermal pad must be soldered to the board for thermal and mechanical performance. In addition, the pad must be connected to GND.

  E. Falls within JEDEC MO-220.





15-Apr-2017

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM3S101-EQN20-C2	NRND	LQFP	PT	48	250	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 105	LM3S101 EQN20	
LM3S101-EQN20-C2T	NRND	LQFP	PT	48	2000	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 105	LM3S101 EQN20	
LM3S101-IQN20-C2	NRND	LQFP	PT	48	250	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 85	LM3S101 IQN20	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



### **PACKAGE OPTION ADDENDUM**


15-Apr-2017

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PT (S-PQFP-G48)

#### PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026
- D. This may also be a thermally enhanced plastic package with leads conected to the die pads.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.