



# Am29C818A

## CMOS Pipeline Register with SSR™ Diagnostics

### DISTINCTIVE CHARACTERISTICS

- High-speed noninverting 8-bit parallel register for any data path or pipelining application
- WCS (Writable Control Store) pipeline register
  - Load WCS from serial register
  - Read WCS via serial scan
- Alternate sourced as SN74ACT818
- High-speed 8-bit “shadow register” with serial shift mode for Serial Shadow Register (SSR) Diagnostics
  - Controllability: serial scan in new machine state
  - Observability: serial scan out diagnostics routine results
- Low standby power
- JEDEC FCT-compatible specs

### GENERAL DESCRIPTION


The Am29C818A is a high-speed, general-purpose pipeline register with an on-board shadow register for performing Serial Shadow Register (SSR) Diagnostics and/or Writable Control Store loading.

The D-to-Y path provides an 8-bit parallel data path pipeline register for normal system operation. The shadow register can load parallel data to or from the pipeline register and can output data through the D input port (as in WCS loading).

The 8-bit shadow register has multiplexer inputs that select parallel inputs from the Y-port or adjacent bits in the shadow register to operate as a shift register. In the se-

rial shift mode, SDI is shifted into the '0' location of the Shadow register and the contents of '7' location appear at the SDO output. This register can then participate in a serial loop throughout the system where normal data, address, status and control registers are replaced with Am29C818A Diagnostics Pipeline Registers. The loop can be used to scan in a complete test routine starting point (data, address, etc.). Then after a specified number of clock cycles, the data clocked out can be compared to the expected results. WCS loading can be accomplished using the same technique. An instruction word can be serially shifted into the shadow register and written into the WCS RAM by enabling the D output.


### BLOCK DIAGRAM




09323-001A

**CONNECTION DIAGRAMS**

**Top View**



09323-002A



09323-003A


\*Also available in 24-Pin Small Outline package; pinout identical to DIPs.

## ORDERING INFORMATION

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



| Valid Combinations |            |
|--------------------|------------|
| AM29C818A          | PC, SC, JC |


#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

**MILITARY ORDERING INFORMATION****APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



| Valid Combinations |      |
|--------------------|------|
| AM29C818A          | /BLA |

**Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

**Group A Tests**

Group A tests consist of Subgroups  
1, 2, 3, 7, 8, 9, 10, 11.

## PIN DESCRIPTION

**D<sub>0</sub> – D<sub>7</sub>**

### Parallel Data Inputs (Input/Output)

Parallel data input to the pipeline register or parallel data output from the shadow register (see Function Table for control modes).

### DCLK

#### Diagnostics Clock (Input)

Diagnostics/WCS clock for loading shadow register (serial or parallel modes – see Function Table).

### MODE

#### Mode Control (Input)

Control input for pipeline register multiplexer and shadow register control (see Function Table).

### $\overline{OE}$

#### Y-Port Output Enable (Input: Active LOW)

Active LOW output enable for Y-port.

### PCLK

#### Pipeline Register Clock (Input)

Pipeline register clock input loads D-port or shadow register contents on LOW-to-HIGH transition.

### SDI

#### Serial Data Input (Input)

Input to shadow register (see Function Table).

### SDO

#### Serial Data Output (Output)

Output from shadow register.

**Y<sub>0</sub> – Y<sub>7</sub>**

#### Parallel Data Outputs (Input/Output)

Data outputs from the pipeline register and parallel inputs to the shadow register.

## FUNCTIONAL DESCRIPTION

Data transfers into the shadow register occur on the LOW-to-HIGH transition of DCLK. MODE and SDI determines what data source will be loaded. The pipeline register is loaded on the LOW-to-HIGH transition of PCLK. MODE selects whether the data source is the data input or the shadow register output. Because of the

independence of the clock inputs data can be shifted in the shadow register via DCLK and loaded into the pipeline register from the data input via PCLK simultaneously. As long as no setup or hold times are violated, this simultaneous operation is legal.

## FUNCTION TABLE

| Inputs |      |      |      | Outputs        |                                                           |                                 | Operation                                                             |
|--------|------|------|------|----------------|-----------------------------------------------------------|---------------------------------|-----------------------------------------------------------------------|
| SDI    | MODE | DCLK | PCLK | SDO            | Shadow Register                                           | Pipeline Register               |                                                                       |
| X      | L    | ↑    | X    | S <sub>7</sub> | S <sub>i</sub> ← S <sub>i-1</sub><br>S <sub>0</sub> ← SDI | NA                              | Serial Shift; D <sub>7</sub> – D <sub>0</sub> Disabled                |
| X      | L    | X    | ↑    | S <sub>7</sub> | NA                                                        | P <sub>i</sub> ← D <sub>i</sub> | Normal Load Pipeline Register                                         |
| L      | H    | ↑    | X    | SDI            | S <sub>i</sub> ← Y <sub>i</sub>                           | NA                              | Load Shadow Register from Y; D <sub>7</sub> – D <sub>0</sub> Disabled |
| X      | H    | X    | ↑    | SDI            | NA                                                        | P <sub>i</sub> ← S <sub>i</sub> | Load Pipeline Register from Shadow Reg.                               |
| H      | H    | ↑    | X    | SDI            | Hold*                                                     | NA                              | Hold Shadow Register; D <sub>7</sub> – D <sub>0</sub> Enabled*        |

\*Although not shown, Hold is implemented by gating DCLK internally.

### Table Definitions


#### Inputs

- H = HIGH
- L = LOW
- X = Don't Care
- ↑ = LOW-to-HIGH Transition


#### Outputs

- S<sub>7</sub> – S<sub>0</sub> = Shadow Register outputs
- P<sub>7</sub> – P<sub>0</sub> = Pipeline Register outputs
- D<sub>7</sub> – D<sub>0</sub> = Data I/O port
- Y<sub>7</sub> – Y<sub>0</sub> = Y I/O port
- NA = Not applicable, output is not a function of the specified input combinations.

APPLICATIONS




Am29C818A-Based WCS Application



09323-005A

**WCS Application without Am29C818As**

# SHADOW REGISTER



09323-006A



# An Introduction to Serial Shadow Register (SSR) Diagnostics

## Diagnostics

A diagnostics capability provides the necessary functionality as well as a systematic method for detecting and pin-pointing hardware-related failures in a system. This capability must be able to both observe intermediate test points and control intermediate signals – address, data, control and status – to exercise all portions of the system under test. These two capabilities – observability and controllability – provide the ability to establish a desired set of input conditions and state register values, sample the necessary outputs, and determine whether the system is functioning correctly.

## Testing Combinatorial and Sequential Networks

The problem of testing a combinatorial logic network is well understood (Figure 1). Sets of input signals (test vectors) are applied to the network and the network outputs are compared to the set of computed outputs (result vectors). In some cases sets of test vectors and result vectors can be generated in a computer-aided environment, minimizing engineering effort. Additionally, fault coverage analysis can be automated to provide a measure of how efficient a set of test vectors is at pin-pointing hardware failures. For example, a popular measure of fault coverage computes the percentage of stuck-at-ones (nodes with outputs always HIGH) and stuck-at-zeros (nodes with outputs always LOW) a given set of test vectors will discover.




Figure 1. Combinatorial Logic Network

A sequential network (Figure 2) is much more difficult to test systematically. The outputs of a sequential network depend not only on the present inputs but also on the internal state of the network. Initializing the internal state register to the value necessary to test a given set of inputs is difficult at best, and not easily automated. Additionally, observing the internal state of a sequential network can be very difficult and time consuming if the state information is not directly available. For example, consider the problem of determining the value of an internal 16-bit counter if only a carry-out signal is available. The counter must be clocked until it reaches the carry-out state and the starting value computed. Up to 65,535 clock cycles may be necessary! An easier method must exist. Serial Shadow Register diagnostics provides this method.




Figure 2. Sequential Network

## Serial Shadow Register Diagnostics

Serial Shadow Register diagnostics provides sufficient observability and controllability to turn any sequential network into a combinatorial network. This is accomplished by providing the means to both initialize (control) and sample (observe) the state elements of a sequential network. Figure 3 shows the method by which serial shadow register diagnostics accomplishes these two functions.




Figure 3. SSR Diagnostics Diagram

Serial Shadow Register diagnostics utilizes an extra multiplexer on the input of each state register and a duplicate or shadow of each state flip/flop in an additional register. The shadow register can be loaded serially via the serial data input (thus the name Serial Shadow Register diagnostics) for controllability. Once the desired state information is loaded into the serial register it can be transferred into the internal state register by selecting the multiplexer and clocking the state register with

PCLK. This allows any internal state to be set to a desired state in a simple, quick, and systematic manner.

Internal state information can be sampled by loading the serial register from the state register outputs. This state information can then be shifted out via the serial data output to provide observability. Notice that the serial data inputs and outputs can be cascaded to make long chains of state information available on a minimum number of connections.

In effect, Serial Shadow Register diagnostics breaks the normal feedback path of the sequential network and establishes a logical path with which inputs can be defined and outputs sampled (Figure 4). This means that those techniques which have been developed to test combinatorial networks can be applied to any sequential network in which Serial Shadow Register diagnostics is utilized.





Figure 4. SSR Diagnostics Logical Path

## A Typical Computer Architecture with SSR Diagnostics

When normal pipeline registers are replaced by SSR diagnostics pipeline registers system debug and diagnostics are easily implemented. State information which was inaccessible is now both observable and controllable. Figure 5 shows a typical computer system using the Am29C818A.

Serial paths have been added to all the important state registers (macro instruction, data, status, address, and micro instruction registers). This extra path will make it easier to diagnose system failures by breaking the feedback paths and turning sequential state machines into combinatorial logic blocks. For example, the status outputs of the ALU may be checked by loading the micro instruction register with the necessary micro instruction. The desired ALU function is then executed and the status outputs captured in the status register. The status bits can then be serially shifted out and checked for validity.

A single diagnostic loop was shown in Figure 5 for simplicity, but several loops can be employed in more complicated systems to reduce scan time. Additionally, the Am29C818A's can be used to sample intermediate test points not associated with normal state information. These additional test points can further ease diagnostics, testability and debug.



SSR Diagnostics/WCS Pipeline Registers  
 Replace Normal Registers with Diagnostics Loop

09323-011A

Figure 5. Typical System Configuration

**Use of the Am29C818A Pipeline Register in Writable Control Store (WCS) Designs**

The Am29C818A SSR diagnostics/WCS Pipeline Register was designed specifically to support writable control store designs. In the past, designers of WCS based systems needed to use an excessive amount of support circuitry to implement a WCS. As shown in Figure 7, additional input and output buffers are necessary to provide paths from the parallel input data bus to the memory, and from the instruction register to the output data bus. The input port is necessary to write data to the control store, initializing the micromemory. The output port provides the access to the instruction register, indirectly allowing the RAM to be read. Additionally, access to the instruction register is useful during system debugging and system diagnostics.

The Am29C818A supports all of the above operations (and more) without any support circuitry. Figure 6 shows

a typical WCS design with the Am29C818A. Access to memory is now possible over the serial diagnostics port. The instruction register contents may be read by serially shifting the information out on the diagnostics port. Additionally, the instruction register may be written from the serial port via the shadow register. This simplifies system debug and diagnostics operations considerably.

**Conclusion**

Serial Shadow Register diagnostics provides the observability and controllability necessary to take any sequential network and turn it into a combinatorial network. This provides a method for pin-pointing digital system hardware failures in a systematic and well-understood fashion.




Figure 6. Am29C818A-Based WCS Application




Figure 7. WCS Application without Am29C818As

**ABSOLUTE MAXIMUM RATINGS**

|                                                           |                               |
|-----------------------------------------------------------|-------------------------------|
| Storage Temperature                                       | -65°C to +150°C               |
| Supply Voltage to Ground                                  |                               |
| Potential Continuous                                      | -0.5 V to +7.0 V              |
| DC Output Voltage                                         | -0.5 V to +6.0 V              |
| DC Input Voltage                                          | -0.5 V to +6.0 V              |
| DC Output Diode Current:                                  |                               |
| Into Output                                               | +50 mA                        |
| Out of Output                                             | -50 mA                        |
| DC Input Diode Current:                                   |                               |
| Into Input                                                | +20 mA                        |
| Out of Input                                              | -20 mA                        |
| DC Output Current per Pin:                                |                               |
| Into Output                                               | +48 mA (2 x I <sub>OL</sub> ) |
| Out of Output                                             | -30 mA (2 x I <sub>OH</sub> ) |
| Total DC Ground Current                                   |                               |
| (n x I <sub>OL</sub> + m x I <sub>CC1</sub> ) mA (Note 1) |                               |
| Total DC V <sub>CC</sub> Current                          |                               |
| (n x I <sub>OH</sub> + m x I <sub>CC2</sub> ) mA (Note 1) |                               |

**Note:**

1. n = number of outputs, m = number of inputs.

*Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.*

**OPERATING RANGES****Commercial (C) Devices**

|                                   |                  |
|-----------------------------------|------------------|
| Temperature (T <sub>A</sub> )     | 0 to +70°C       |
| Supply Voltage (V <sub>CC</sub> ) | +4.5 V to +5.5 V |

**Military (M) Devices**

|                                   |                  |
|-----------------------------------|------------------|
| Temperature (T <sub>A</sub> )     | -55 to +125°C    |
| Supply Voltage (V <sub>CC</sub> ) | +4.5 V to +5.5 V |

*Operating ranges define those limits between which the functionality of the device is guaranteed.*

**DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)**

| Parameter Symbol  | Parameter Description                     | Test Conditions                                               |                                          | Min.                                 | Max. | Unit               |
|-------------------|-------------------------------------------|---------------------------------------------------------------|------------------------------------------|--------------------------------------|------|--------------------|
| V <sub>OH</sub>   | Output HIGH Voltage                       | V <sub>CC</sub> = 4.5 V                                       | Y <sub>0</sub> -Y <sub>7</sub>           | I <sub>OH</sub> = -15 mA             | 2.4  | V                  |
|                   |                                           | V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>          | D <sub>0</sub> -D <sub>7</sub> , SDO     | I <sub>OH</sub> = -3 mA              | 2.4  |                    |
| V <sub>OL</sub>   | Output LOW Voltage                        | V <sub>CC</sub> = 4.5 V                                       | Y <sub>0</sub> -Y <sub>7</sub>           | I <sub>OL</sub> = 24 mA              | 0.5  | V                  |
|                   |                                           | V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>          | D <sub>0</sub> -D <sub>7</sub> , SDO     | I <sub>OL</sub> = 8.0 mA             | 0.5  |                    |
| V <sub>IH</sub>   | Input HIGH Level                          | Guaranteed input logical HIGH voltage for all inputs (Note 1) |                                          |                                      | 2.0  | V                  |
| V <sub>IL</sub>   | Input LOW Level                           | Guaranteed input logical LOW voltage for all inputs (Note 1)  |                                          |                                      | 0.8  | V                  |
| V <sub>IC</sub>   | Input Clamp Voltage                       | V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = -18 mA             |                                          |                                      | -1.2 | V                  |
| I <sub>IL</sub>   | Input LOW Current                         | V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = GND                |                                          |                                      | -10  | μA                 |
| I <sub>IH</sub>   | Input HIGH Current                        | V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V              |                                          |                                      | 10   | μA                 |
| I <sub>ozH</sub>  | Output Off-State Current (High-Impedance) | V <sub>CC</sub> = 5.5 V                                       | V <sub>O</sub> = V <sub>CC</sub>         |                                      | 20   | μA                 |
|                   |                                           | V <sub>CC</sub> = 5.5 V                                       | V <sub>O</sub> = GND                     |                                      | -20  |                    |
| I <sub>sc</sub>   | Output Short Circuit Current              | V <sub>CC</sub> = 5.5 V, V <sub>OUT</sub> = 0 V (Note 2)      |                                          | Y <sub>0</sub> -Y <sub>7</sub>       | -60  | mA                 |
|                   |                                           |                                                               |                                          | D <sub>0</sub> -D <sub>7</sub> , SDO | -20  |                    |
| I <sub>CC0</sub>  | Static Supply Current                     | V <sub>CC</sub> = 5.5 V<br>Outputs Open                       | V <sub>IN</sub> = V <sub>CC</sub> or GND | MIL                                  | 1.5  | μA                 |
| I <sub>CCt</sub>  |                                           |                                                               | V <sub>IN</sub> = 3.4 V                  | COM'L                                | 1.2  |                    |
|                   |                                           |                                                               |                                          | D <sub>x</sub> , Y <sub>x</sub>      | 1.5  | mA/Bit             |
|                   |                                           |                                                               | OEY, DCLK, SDI, MODE, PCLK               | 3.0                                  |      |                    |
| I <sub>CCd†</sub> | Dynamic Supply Current                    | V <sub>CC</sub> = 5.5 V (Note 3)                              |                                          |                                      | 400  | μA/<br>MHz/<br>Bit |

**Notes:**

- Input thresholds are tested in combination with other DC parameters or by correlation.
  - Not more than one output shorted at a time. Duration should not exceed 100 milliseconds.
  - Measured at a frequency ≤ 10 MHz with 50% duty cycle.
- † Not included in Group A tests.

**SWITCHING CHARACTERISTICS** over operating ranges unless otherwise specified  
 (for APL products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

| Parameter Symbol                    | Parameter Description             | Test Conditions                                       | Commercial                      |      | Military |      | Unit |    |
|-------------------------------------|-----------------------------------|-------------------------------------------------------|---------------------------------|------|----------|------|------|----|
|                                     |                                   |                                                       | Min.                            | Max. | Min.     | Max. |      |    |
| t <sub>PLH</sub> & t <sub>PHL</sub> | PCLK → Y <sub>x</sub>             | CL = 50 pF<br>R <sub>1</sub> = R <sub>2</sub> = 500 Ω |                                 | 12   |          | 14   | ns   |    |
|                                     | MODE → SDO                        |                                                       |                                 | 12   |          | 14   | ns   |    |
|                                     | SDI → SDO                         |                                                       |                                 | 12   |          | 14   | ns   |    |
|                                     | DCLK → SDO                        |                                                       |                                 | 16   |          | 18   | ns   |    |
| t <sub>s</sub>                      | D <sub>x</sub> → PCLK             |                                                       | 4                               |      | 6        |      | ns   |    |
|                                     | MODE → PCLK                       |                                                       | 6                               |      | 8        |      | ns   |    |
|                                     | Y <sub>x</sub> → DCLK             |                                                       | 6                               |      | 8        |      | ns   |    |
|                                     | MODE → DCLK                       |                                                       | 6                               |      | 8        |      | ns   |    |
|                                     | SDI → DCLK                        |                                                       | 6                               |      | 8        |      | ns   |    |
|                                     | DCLK → PCLK                       |                                                       | 20                              |      | 20       |      | ns   |    |
|                                     | PCLK → DCLK                       |                                                       | 20                              |      | 20       |      | ns   |    |
| t <sub>H</sub>                      | D <sub>x</sub> → PCLK             |                                                       | See Test Output Load Conditions | 2    |          | 2    |      | ns |
|                                     | MODE → PCLK                       |                                                       |                                 | 2    |          | 2    |      | ns |
|                                     | Y <sub>x</sub> → DCLK             |                                                       |                                 | 2    |          | 2    |      | ns |
|                                     | MODE → DCLK                       | 2                                                     |                                 |      | 2        |      | ns   |    |
|                                     | SDI → DCLK                        | 2                                                     |                                 |      | 2        |      | ns   |    |
| t <sub>LZ</sub>                     | $\overline{OEY}$ → Y <sub>x</sub> |                                                       |                                 | 12   |          | 14   | ns   |    |
|                                     | DCLK → D <sub>x</sub>             |                                                       |                                 | 14   |          | 16   | ns   |    |
| t <sub>HZ</sub>                     | $\overline{OEY}$ → Y <sub>x</sub> |                                                       |                                 | 12   |          | 14   | ns   |    |
|                                     | DCLK → D <sub>x</sub>             |                                                       |                                 | 14   |          | 16   | ns   |    |
| t <sub>ZL</sub>                     | $\overline{OEY}$ → Y <sub>x</sub> |                                                       |                                 | 14   |          | 16   | ns   |    |
|                                     | DCLK → D <sub>x</sub>             |                                                       | 18                              |      | 20       | ns   |      |    |
| t <sub>ZH</sub>                     | $\overline{OEY}$ → Y <sub>x</sub> |                                                       | 14                              |      | 16       | ns   |      |    |
|                                     | DCLK → D <sub>x</sub>             |                                                       | 18                              |      | 20       | ns   |      |    |
| t <sub>PW</sub>                     | PCLK (HIGH and LOW)               | 8                                                     |                                 | 10   |          | ns   |      |    |
|                                     | DCLK (HIGH and LOW)               | 8                                                     |                                 | 10   |          | ns   |      |    |







PACKAGE OUTLINES (Cont'd.)

T-90-20

SO 024




CFM024



PACKAGE OUTLINES (Cont'd.)


T-90-20

PL 028



PID # 06751E

CL 028



PID # 06595D

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, correlated testing, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.




ADVANCED MICRO DEVICES 901 Thompson Pl., P.O. Box 3453, Sunnyvale, CA 94088, USA  
TEL: (408) 732-2400 • TWX: 910-339-9280 • TELEX: 34-6306 • TOLL FREE: (800) 638-8450

© 1988 Advanced Micro Devices, Inc.  
Printed in U.S.A. AIS-WCP-20M-01/88-0

**PD3024**  
**24-Pin 300-mil Plastic SKINNYDIP**


T-90-20



**Note:**  
For reference only. All dimensions measured in inches. BSC is an ANSI standard for Basic Space Centering.


T-90-20

**CD3024**  
**24-Pin 300-mil Ceramic SKINNYDIP**



06850C



**PL 028**  
**28-Pin Plastic Leaded Chip Carrier**



06751E

**SO 024**  
**24-Pin Plastic Small Outline Package**

T-90-20



09310B