

FQB15P12 / FQI15P12




120V P-Channel MOSFET

General Description

These P-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for low voltage applications such as audio amplifier, high efficiency switching DC/DC converters, and DC motor control.

Features

- -15A, -120V, $R_{DS(on)} = 0.2\Omega @ V_{GS} = -10V$
- Low gate charge (typical 29 nC)
- Low C_{rss} (typical 110 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- 175°C maximum junction temperature rating



Absolute Maximum Ratings $T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	FQB15P12 / FQI15P12	Units
V_{DSS}	Drain-Source Voltage	-120	V
I_D	Drain Current - Continuous ($T_C = 25^\circ\text{C}$)	-15	A
	- Continuous ($T_C = 100^\circ\text{C}$)	-10.6	A
I_{DM}	Drain Current - Pulsed (Note 1)	-60	A
V_{GSS}	Gate-Source Voltage	± 30	V
E_{AS}	Single Pulsed Avalanche Energy (Note 2)	1157	mJ
I_{AR}	Avalanche Current (Note 1)	-15	A
E_{AR}	Repetitive Avalanche Energy (Note 1)	10	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	-5.0	V/ns
P_D	Power Dissipation ($T_A = 25^\circ\text{C}$) *	3.75	W
	Power Dissipation ($T_C = 25^\circ\text{C}$)	100	W
	- Derate above 25°C	0.67	W/ $^\circ\text{C}$
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +175	$^\circ\text{C}$
T_L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Typ	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	--	1.5	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *	--	40	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	--	62.5	$^\circ\text{C}/\text{W}$

* When mounted on the minimum pad size recommended (PCB Mount)

Electrical Characteristics

$T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = -250\ \mu\text{A}$	-120	--	--	V
$\Delta BV_{DSS} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = -250\ \mu\text{A}$, Referenced to 25°C	--	-0.13	--	$\text{V}/^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -120\text{ V}, V_{GS} = 0\text{ V}$	--	--	-1	μA
		$V_{DS} = -96\text{ V}, T_C = 150^\circ\text{C}$	--	--	-10	μA
I_{GSSF}	Gate-Body Leakage Current, Forward	$V_{GS} = -30\text{ V}, V_{DS} = 0\text{ V}$	--	--	-100	nA
I_{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = 30\text{ V}, V_{DS} = 0\text{ V}$	--	--	100	nA

On Characteristics

$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = -250\ \mu\text{A}$	-2.0	--	-4.0	V
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS} = -10\text{ V}, I_D = -7.5\text{ A}$	--	0.17	0.2	Ω
g_{FS}	Forward Transconductance	$V_{DS} = -40\text{ V}, I_D = -7.5\text{ A}$ (Note 4)	--	9.5	--	S

Dynamic Characteristics

C_{iss}	Input Capacitance	$V_{DS} = -25\text{ V}, V_{GS} = 0\text{ V},$ $f = 1.0\text{ MHz}$	--	850	1100	pF
C_{oss}	Output Capacitance		--	310	400	pF
C_{riss}	Reverse Transfer Capacitance		--	110	140	pF

Switching Characteristics

$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = -60\text{ V}, I_D = -15\text{ A},$ $R_G = 25\ \Omega$	--	15	40	ns	
t_r	Turn-On Rise Time		--	100	210	ns	
$t_{d(off)}$	Turn-Off Delay Time		(Note 4, 5)	--	80	170	ns
t_f	Turn-Off Fall Time		(Note 4, 5)	--	80	170	ns
Q_g	Total Gate Charge	$V_{DS} = -96\text{ V}, I_D = -15\text{ A},$ $V_{GS} = -10\text{ V}$	--	29	38	nC	
Q_{gs}	Gate-Source Charge		(Note 4, 5)	--	5.1	--	nC
Q_{gd}	Gate-Drain Charge		(Note 4, 5)	--	15	--	nC

Drain-Source Diode Characteristics and Maximum Ratings

I_S	Maximum Continuous Drain-Source Diode Forward Current	--	--	-15	A	
I_{SM}	Maximum Pulsed Drain-Source Diode Forward Current	--	--	-60	A	
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0\text{ V}, I_S = -15\text{ A}$	--	--	-4.0	V
t_{rr}	Reverse Recovery Time	$V_{GS} = 0\text{ V}, I_S = -15\text{ A},$	--	126	--	ns
Q_{rr}	Reverse Recovery Charge	$di_F / dt = 100\text{ A}/\mu\text{s}$ (Note 4)	--	0.61	--	μC

Notes:

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. $L = 6.0\text{mH}, I_{AS} = -15.0\text{A}, V_{DD} = -50\text{V}, R_G = 25\ \Omega$, Starting $T_J = 25^\circ\text{C}$
3. $I_{SD} \leq -15\text{A}, di/dt \leq 300\text{A}/\mu\text{s}, V_{DD} \leq BV_{DSS}$, Starting $T_J = 25^\circ\text{C}$
4. Pulse Test : Pulse width $\leq 300\ \mu\text{s}$, Duty cycle $\leq 2\%$
5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms



Package Dimensions


D²-PAK



Dimensions in Millimeters

Package Dimensions (Continued)

I²-PAK



Dimensions in Millimeters

FQB15P12 / FQI15P12

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACE ^x TM	FACT Quiet Series TM	LittleFET TM	Power247 TM	SuperSOT TM -3
ActiveArray TM	FAST [®]	MICROCOUPLER TM	PowerTrench [®]	SuperSOT TM -6
Bottomless TM	FAST ^r TM	MicroFET TM	QFET [®]	SuperSOT TM -8
CoolFET TM	FRFET TM	MicroPak TM	QS TM	SyncFET TM
CROSSVOLT TM	GlobalOptoisolator TM	MICROWIRE TM	QT Optoelectronics TM	TinyLogic [®]
DOMET TM	GTO TM	MSX TM	Quiet Series TM	TINYOPTO TM
EcoSPARK TM	HiSeC TM	MSXPro TM	RapidConfigure TM	TruTranslation TM
E ² CMOS TM	I ² C TM	OCX TM	RapidConnect TM	UHC TM
EnSigna TM	ImpliedDisconnect TM	OCXPro TM	SILENT SWITCHER [®]	UltraFET [®]
FACT TM	ISOPLANAR TM	OPTOLOGIC [®]	SMART START TM	VCX TM
Across the board. Around the world. TM		OPTOPLANAR TM	SPM TM	
The Power Franchise TM		PACMAN TM	Stealth TM	
Programmable Active Droop TM		POP TM	SuperFET TM	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Home >> Find products >>

FQB15P12

120V P-Channel QFET

Contents

- [General description](#)
- [Features](#)
- [Product status/pricing/packaging](#)
- [Order Samples](#)

• [Qualification Support](#)

General description

These P-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for low voltage applications such as audio amplifier, high efficiency switching DC/DC converters, and DC motor control.

[back to top](#)

Features

- -15A, -120V, $R_{DS(on)} = 0.2\Omega @V_{GS} = -10V$
- Low gate charge (typical 29 nC)
- Low Crss (typical 110 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- 175°C maximum junction temperature rating

[back to top](#)

Product status/pricing/packaging

BUY

BUY

Datasheet

[Download this datasheet](#)



[e-mail this datasheet](#)



This page

[Print version](#)

Related Links

[Request samples](#)

[How to order products](#)


[Product Change Notices \(PCNs\)](#)

[Support](#)

[Sales support](#)

[Quality and reliability](#)

[Design center](#)

Product	Product status	Pb-free Status	Pricing*	Package type	Leads	Packing method	Package Marking Convention**
FQB15P12TM	Full Production	 Full Production	\$1.06	TO-263(D2PAK)	2	TAPE REEL	Line 1: \$Y (Fairchild logo) &Z (Asm. Plant Code) &4 (4-Digit Date Code)

* Fairchild 1,000 piece Budgetary Pricing

** A sample button will appear if the part is available through Fairchild's on-line samples program. If there is no sample button, please contact a [Fairchild distributor](#) to obtain samples



Indicates product with Pb-free second-level interconnect. For more information [click here](#).

Package marking information for product FQB15P12 is available. [Click here for more information](#).

[back to top](#)

Qualification Support

Click on a product for detailed qualification data

Product
FQB15P12TM

[back to top](#)

© 2007 Fairchild Semiconductor

