



February 2015

FDMD86100

Dual N-Channel Shielded Gate PowerTrench[®] MOSFET 100 V, 39 A, 10.5 mΩ

Features

- Common source configuration to eliminate PCB routing
- Large source pad on bottom of package for enhanced thermals
- Shielded Gate MOSFET Technology
- Max $r_{DS(on)} = 10.5 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 10 \text{ A}$
- Max $r_{DS(on)} = 17.3 \text{ m}\Omega$ at $V_{GS} = 6 \text{ V}$, $I_D = 7.8 \text{ A}$
- Ideal for flexible layout in secondary side synchronous rectification
- Termination is Lead-free and RoHS Compliant
- 100% UIL tested




General Description

This package integrates two N-Channel devices connected internally in common-source configuration and incorporates Shielded Gate technology. This enables very low package parasitics and optimized thermal path to the common source pad on the bottom. Provides a very small footprint (5 x 6 mm) for higher power density.

Applications

- Isolated DC-DC Synchronous Rectifiers
- Common Ground Load Switches



Power 5 x 6

MOSFET Maximum Ratings $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Ratings	Units
V_{DS}	Drain to Source Voltage	100	V
V_{GS}	Gate to Source Voltage	± 20	V
I_D	Drain Current -Continuous	$T_C = 25^\circ\text{C}$ (Note 5)	39
	-Continuous	$T_C = 100^\circ\text{C}$ (Note 5)	24
	Drain Current -Continuous	$T_A = 25^\circ\text{C}$ (Note 1a)	10
	-Pulsed	(Note 4)	299
E_{AS}	Single Pulse Avalanche Energy	(Note 3)	337
P_D	Power Dissipation	$T_C = 25^\circ\text{C}$	33
	Power Dissipation	$T_A = 25^\circ\text{C}$ (Note 1a)	2.2
T_J, T_{STG}	Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case	3.7	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	55	

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMD86100	FDMD86100	Power 5 x 6	13 "	12 mm	3000 units

Electrical Characteristics $T_J = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

Off Characteristics

BV_{DSS}	Drain to Source Breakdown Voltage	$I_D = 250\ \mu\text{A}, V_{GS} = 0\ \text{V}$	100			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250\ \mu\text{A}$, referenced to 25°C		7		mV/ $^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 80\ \text{V}, V_{GS} = 0\ \text{V}$			1	μA
I_{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20\ \text{V}, V_{DS} = 0\ \text{V}$			± 100	nA

On Characteristics

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250\ \mu\text{A}$	2.0	3.0	4.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250\ \mu\text{A}$, referenced to 25°C		-10		mV/ $^\circ\text{C}$
$r_{DS(on)}$	Static Drain to Source On Resistance	$V_{GS} = 10\ \text{V}, I_D = 10\ \text{A}$		7.8	10.5	m Ω
		$V_{GS} = 6\ \text{V}, I_D = 7.8\ \text{A}$		12	17.3	
		$V_{GS} = 10\ \text{V}, I_D = 10\ \text{A}, T_J = 125^\circ\text{C}$		14.5	19.5	
g_{FS}	Forward Transconductance	$V_{DD} = 5\ \text{V}, I_D = 10\ \text{A}$		26		S

Dynamic Characteristics

C_{iss}	Input Capacitance	$V_{DS} = 50\ \text{V}, V_{GS} = 0\ \text{V}$ $f = 1\ \text{MHz}$		1469	2060	pF
C_{oss}	Output Capacitance			321	450	pF
C_{rss}	Reverse Transfer Capacitance			12	20	pF
R_g	Gate Resistance		0.1	1.3	3.3	Ω

Switching Characteristics


$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = 50\ \text{V}, I_D = 10\ \text{A}$ $V_{GS} = 10\ \text{V}, R_{GEN} = 6\ \Omega$		13	23	ns	
t_r	Rise Time			4.3	10	ns	
$t_{d(off)}$	Turn-Off Delay Time			18	32	ns	
t_f	Fall Time			4.1	10	ns	
$Q_{g(TOT)}$	Total Gate Charge		$V_{GS} = 0\ \text{V to } 10\ \text{V}$		21	30	nC
$Q_{g(TOT)}$	Total Gate Charge	$V_{GS} = 0\ \text{V to } 6\ \text{V}$	$V_{DD} = 50\ \text{V}$ $I_D = 10\ \text{A}$		13	18	nC
Q_{gs}	Gate to Source Charge			6.6		nC	
Q_{gd}	Gate to Drain "Miller" Charge			4.1		nC	

Drain-Source Diode Characteristics

V_{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0\ \text{V}, I_S = 10\ \text{A}$ (Note 2)		0.8	1.3	V
V_{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0\ \text{V}, I_S = 2\ \text{A}$ (Note 2)		0.7	1.2	V
t_{rr}	Reverse Recovery Time	$I_F = 10\ \text{A}, di/dt = 100\ \text{A}/\mu\text{s}$		46	74	ns
Q_{rr}	Reverse Recovery Charge			46	74	nC

NOTES:

1. $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta CA}$ is determined by the user's board design.



a. 55 $^\circ\text{C}/\text{W}$ when mounted on a 1 in² pad of 2 oz copper



b. 125 $^\circ\text{C}/\text{W}$ when mounted on a minimum pad of 2 oz copper

2. Pulse Test: Pulse Width < 300 μs , Duty cycle < 2.0 %.

3. E_{AS} of 337 mJ is based on starting $T_J = 25^\circ\text{C}$, $L = 3\ \text{mH}$, $I_{AS} = 15\ \text{A}$, $V_{DD} = 100\ \text{V}$, $V_{GS} = 10\ \text{V}$. 100% tested at $L = 0.1\ \text{mH}$, $I_{AS} = 47\ \text{A}$.

4. Pulsed I_D please refer to Fig 11 SOA graph for more details.

5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

Typical Characteristics $T_J = 25\text{ }^\circ\text{C}$ unless otherwise noted




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics $T_J = 25\text{ }^\circ\text{C}$ unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

Typical Characteristics $T_J = 25\text{ }^\circ\text{C}$ unless otherwise noted









Figure 13. Junction-to-Case Transient Thermal Response Curve



BOTTOM VIEW



RECOMMENDED LAND PATTERN



DETAIL A
(SCALE: 2X)

NOTES:

- A) PACKAGE REFERENCE : TO JEDEC REGISTRATION, MO-240B, VARIATION AA.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009
- E) IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP-OUT AREA
- F) DRAWING FILE NAME: PQFN08OREV1





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

- | | | | |
|--------------------------|--|---------------------------------------|------------------|
| AccuPower™ | F-PFS™ | OPTOPLANAR® | SYSTEM GENERAL® |
| AttitudeEngine™ | FRFET® | Power Supply WebDesigner™ | TinyBoost® |
| Awinda® | Global Power Resource SM | PowerTrench® | TinyBuck® |
| AX-CAP®* | GreenBridge™ | PowerXS™ | TinyCalc™ |
| BitSiC™ | Green FPS™ | Programmable Active Droop™ | TinyLogic® |
| Build it Now™ | Green FPS™ e-Series™ | QFET® | TINYOPTO™ |
| CorePLUS™ | Gmax™ | QS™ | TinyPower™ |
| CorePOWER™ | GTO™ | Quiet Series™ | TinyPWM™ |
| CROSSVOL™ | IntelliMAX™ | RapidConfigure™ | TinyWire™ |
| CTL™ | ISOPLANAR™ | Saving our world, 1mW/W/kW at a time™ | TranSiC™ |
| Current Transfer Logic™ | Making Small Speakers Sound Louder and Better™ | SignalWise™ | TriFault Detect™ |
| DEUXPEED® | MegaBuck™ | SmartMax™ | TRUECURRENT®* |
| Dual Cool™ | MICROCOUPLER™ | SMART START™ | μSerDes™ |
| EcoSPARK® | MicroFET™ | Solutions for Your Success™ | UHC® |
| EfficientMax™ | MicroPak™ | SPM® | Ultra FRFET™ |
| ESBC™ | MicroPak2™ | STEALTH™ | UniFET™ |
| F [®] | MillerDrive™ | SuperFET® | VCX™ |
| Fairchild® | MotionMax™ | SuperSOT™-3 | VisualMax™ |
| Fairchild Semiconductor® | MotionGrid® | SuperSOT™-6 | VoltagePlus™ |
| FACT Quiet Series™ | MTi® | SuperSOT™-8 | XST™ |
| FACT® | MTx® | SupreMOS® | Xsens™ |
| FastvCore™ | MVN® | SyncFET™ | 仙童® |
| FETBench™ | mWSaver® | Sync-Lock™ | |
| FPS™ | OptoHiT™ | | |
| | OPTOLOGIC® | | |

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT [HTTP://WWW.FAIRCHILDSEMI.COM](http://www.fairchildsemi.com). FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I77