

AM29705A, AM29707

16-Word by 4-Bit 2-Port RAM

The AM29705A is a 16-word by 4-bit, two-power RAM. This RAM features two separate output ports such that any two 4-bit words can be read from these outputs simultaneously. Each output port has a four-bit Latch but a common Latch Enable (LE) input is used to control all eight latches. The device has two Write Enable (WE) inputs and is designed such that the Write Enable 1 (WE₁) and Latch Enable (LE) inputs can be wired together to make the operation of the RAM appear edge triggered.

The device has a fully decoded four-bit A-address field to address any of the 16 memory words for the A-output port. Likewise, a four-bit B-address input is used to simultaneously select any of the 16 words for presentation at the B-output port. New incoming data is written into the four-bit RAM word selected by the B-address. The D inputs are used to load new data into the device.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

Am29705A/707

16-Word by 4-Bit 2-Port RAM

DISTINCTIVE CHARACTERISTICS

- 16-word by 4-bit, 2-port RAM
- Two output ports, each with separate output control
 Separate four-bit latches on each output port (Am29707 has separate output control)
- Data output is noninverting with respect to data input
 Chip select and write enable inputs for ease in cascading
- Am29707 offers 20% improved cycle time over Am29705A when used with Am29203 in three address architecture
- Am29705A is a pin-for-pin replacement for the Am29705 but is significantly faster on critical paths

GENERAL DESCRIPTION

The Am29705A is a 16-word by 4-bit, two-port RAM. This RAM features two separate output ports such that any two 4-bit words can be read from these outputs simultaneously. Each output port has a four-bit Latch but a common Latch Enable (LE) input is used to control all eight latches. The device has two Write Enable (WE) inputs and is designed such that the Write Enable (WE) and Latch Enable (LE) inputs can be wired together to make the operation of the RAM appear edge triggered.

The device has a fully decoded four-bit A-address field to address any of the 16 memory words for the A-output port. Likewise, a four-bit B-address input is used to simultaneously select any of the 16 words for presentation at the B-output port. New incoming data is written into the four-bit RAM word selected by the B-address. The D inputs are used to load new data into the device.


The Am29705A features three-state outputs and several devices can be cascaded to increase the total number of memory words in the system. The A-output port is in the high-impedance state when the OE-A input is HIGH.

Likewise, the B-output port is in the high-impedance state when the OE-B input is HIGH. Four devices can be paralleled using only one Am25LS139 decoder for output control.

The Write Enable inputs control the writing of new data into the RAM. When both Write Enable inputs are LOW, new data is written into the word selected by the B-address field. When either Write Enable input is HIGH, no data is written into the RAM.

The Am29707 is an identical circuit to the Am29705A, except each output port has a separate Latch Enable (LE) input. An extra write enable input (WE₂) may be connected directly to the IEN of the Am29203 for improved cycle times over the Am29705A. The WE/BLE input can then be connected directly to system clock.


The Am29705A is a plug-in replacement for the Am29705, but is significantly faster. The Am29705A and Am29707 feature AMD's advanced ion-implanted micro-oxide (IMOX[™]) processing.



IMOX is a trademark of Advanced Micro Devices, Inc.

03587D

Am29705A/707



03587D

3-2

	PIN DESC	CRIPTION	
0 - D3	Data Inputs New data is written into the RAM through these inputs.	LE	Latch Enable The LE input controls the latches for both the RAM A-output port and RAM B-output port.
0 - A3	The A-Address Inputs The four-bit field presented at the A inputs selects one of the 16 memory words for presen-		When the LE input is HIGH, the latches are open (transparent) and data from the RAM, as selected by the A and B address fields, is present at the outputs. When LE is LOW, the
0 – B3	tation to the A-Data Latch. The B-Address Inputs		latches are closed and they retain the last data
	The four bit field presented at the B inputs selects one of the 16 memory words for presen- tation to the B-Data Latch. The B address field also selects the word into which new data is written.	A-LO	read from the RAM independent of the current A and B address field inputs. (Am29705A only.) Force A Zero This input is used to force the outputs of the A- port latches LOW independent of the Latch
A0 - YA3	The Four A-Data Latch Outputs		Enable input or A-address field select inputs.
/B ₀ - YB ₃ VE ₁ , WE ₂	The Four B-Data Latch Outputs Write Enables When both Write Enables are LOW, new data is written into the word selected by the B-address field. If either Write Enable input is HIGH, no		Thus, the A-output bus can be forced LOW using this control signal. When the A-LO input is HIGH, the A latches operate in their normal fashion. Once the A latches are forced LOW, they remain LOW independent of the A-LO input if the latches are closed. (Am29705A only.)
DE-A	new data can be written into the memory. A-Port Output Enable When $\overrightarrow{OE-A}$ is LOW, data in the A-Data Latch is present at the YA _i outputs. If $\overrightarrow{OE-A}$ is HIGH the YB _i outputs are in the high-impedance (off) state.	ALE	A-Output Port Latch Enable When ALE is HIGH, the A latch is open (trans- parent) and data from the RAM, as selected by the A address field, is present at the A output. When ALE is LOW, the A latch is closed and
DE-B	B-Port Output Enable When OE-B is LOW, data in the B-Data Latch is present at the YB; outputs. When OE-B is HIGH	WE/BLÉ	retains the last data read from the RAM inde- pendent of the current A address field input. (Am29707 only.) Write Enable/B-Output Port Latch Enable
	the YB _i outputs are in the high-impedance (off) state.		When WE/BLE is LOW together with WE_1 and WE_2 , new data is written into the word selected by the B address field. When WE/BLE or any Write Enable input is HIGH, no data is written into the RAM. WE/BLE also controls the B output port. When WE/BLE is HIGH, the B latch is open (transpar- ent), and when this input is LOW, the B latch is closed (Am29707 only).
	INPUT/OUTPUT CURRENT	INTERFA	CE CONDITIONS
	A 9 AD08555	OTHER INPUTS	Am29706A OUTPUTS
	Note: Actual current	t flow direction	n shown.

					FUNC		N TABL	ES				
						Am2	9705A					
					WR	RITE C	ONTRO			_		
						L	RAM Out	puts at	Latch Input	8		
		1	WE ₁	WE ₂	Function	n	A-P	ort	B-Port			
		Ļ	L		rite D into		A data	(A ≠ B)	Input Data			
		-	L		rite D into		(A = B) in		Input Data			
		ŀ	X	н	No Write		A D		B Data			
		L	н	×	No Write		A D		B Data			
		A REA			HIGH L	L = LO	w x=D	on't Care				
Inputs		AREA	<u> </u>			-			YB	READ		
OE-A A-LO	LE Y			-				puts				
H X	X	A Outp	συτ		ction	_	OE-B		YB Outp	ut	Function	
	x	L			pedance (A LOW	4	н	×	Z		High Impeda	
LH		AT RAM	Data	Latches T		+		H	B-Port RAM NC		Latches Trans	
LH	L	NC		Latches R		_			= Don't Care		Latches Retain	Data
H = HIGH X =	Don't Care	NC -			oun out	<u> </u>	ü=i	ow z	 High Impeda 	ance	to change	
L=LOW Z=	High Imper	dance		-								
												_
						Am2						
			T	1	WH	ITE C	ONTROL	_				
		week.	-	THE IN .	_				at Latch In			
		WE1	-					Port	B-Por			
				L	Write D			a (A = B)	Input Da			
		⊢ <u>^</u>	Ĥ	H X	No W			Data	B Data	_		
		Ĥ		+ î	No W			Data Data	B Data			
			1		HIGH L		_		B Data	1		
	v	A REA	0			104	• A=D0	n t Care	VD -			
Inputs			<u> </u>			1	In		101	READ		
OE-A ALE	YA Ou	itout		Functio			<u> </u>	WE/BLE			-	
H X	Z	-		High Imped			H	X X	YB Out	ρυτ	Functi	
LH	A-Port RA			tches Tran		ł	$\left \frac{n}{1} \right $	Ĥ	B-Port RAM	1 Data	High Impe Latches Trar	
LL	NC			tches Reta		4	<u> </u>			Data		
H=HIGH D					in Data I				I NC			in Date
- nicin U	Don't Car	e NC -			in Data	J	L H = HIG		NC Don't Care N	C = No	Latches Reta	ain Data
L=LOW Z	Don't Care High Impe	e NC -			in Data	J	L H = HIG L = LOV	H D=C	Don't Care N ligh Impedanc	C = No e		ain Data
L=LOW Z	Don't Car High Impe	e NC -		hange			H = HIG L = LOV	H D=D V Z=H	Don't Care N ligh Impedanc	C = No e		ain Data
L=LOW Z	Don't Car High Impe	e NC -		hange LOAI	DING RU	ULES	H = HIG L = LOV	H D=D V Z=H	Don't Care N ligh Impedanc	C = No e	Change	
L=LOW Z=	High Impe	e NC - dance	- No Cl	hange LOAI Fan- Output	DING RU	ULES	H = HIG L = LOV	H D=D V Z=H	Don't Care N ligh Impedanc	0	Change Fan-c	out
L = LOW Z =	High Impe	e NC - dance	- No Cl nput t Load	hange LOAI Fan- Output	DING RU	ULES	H = HIG L = LOV (In Uni	t Load	Don't Care N ligh Impedanc	e Inpu	Change Fan-c t Output (out
L = LOW Z = Input/Output D1	High Impe	e NC - dance	nput t Load	hange LOAI Fan- Output I HIGH	DING RU out Output LOW	ULES	H = Hig L = LOV (In Uni Input,	H D = C V Z = H t Load	bon't Care N ligh Impedance s) Pin No.'s 12	e Inpu	Change Fan-o t Output Sad HIGH 100/200	out Output
Input/Output D1 D0	High Impe	e NC - dance	nput t Load	hange LOAI Fan- Output HIGH - -	DING RU out Output LOW	ULES	H - Hig L - LOV (In Uni Input, Y	H D = C V Z = H t Load /Output /B1 /A1	Don't Care N ligh Impedance s) Pin No.'s 12 13	e Inpu Unit Lo	Change Fan-c t Output Dad HIGH	out Dutput LOW
Input/Output D1 D0 WE1	High Impe	e NC - dance li s Unit	nput Load	hange LOAI Fan- Output I HIGH - - -	DING RU out Output LOW	ULES	H - Hig L - Lov (In Uni Input Y	H D = C V Z = H t Load /Output /B1 /A1 ND	Don't Care N Righ Impedance B) Pin No.'s 12 13 14	Inpu Unit Lo - -	Change Fan-ct Output Dad HIGH 100/200 100/200	Dut Dutput LOW 33 33 -
Input/Output D1 D0 WE1 B0	• High Impe	e NC - dance is Unit	- No Cl nput t Load 1 1 0.55	hange LOAI Fan- Output J HIGH - - -	DING RU out Output LOW 	ULES	H - Hig L - Lov (In Uni Input Y G	H D = C V Z = H t Load: /Output /B1 /A1 HND /B2	Don't Care N ligh Impedance 5) Pin No.'s 12 13 14 15	Inpu Unit Lo - - -	Change Fan-ct Output (100/200 100/200 - 100/200	Dut Dutput LOW 33 - 33 -
L = LOW Z - Input/Output D1 D0 WE1 B0 B1	• High Impe	e NC - dance 's Unit	- No Cl nput t Load 1 1 0.55 0.55	hange LOAI Fan- Output HIGH - - - -	DING RU out Output LOW - - - - -	ULES	H = Hig L = LOV (In Uni Input. Y G	H D = (V Z = H t Load /Output /B1 /A1 ND /B2 /A2	Don't Care N ligh Impedance 5) Pin No.'s 12 13 14 15 16	9 Inpu Unit Lo - - - -	Change Fan-ct Output (100/200 100/200 100/200 100/200	out Dutput LOW 33 33 - 33 33 33
L = LOW Z - Input/Output D1 D0 WE1 B0 B1 B2	• High Impe	e NC - dance	- No Cl nput t Load 1 1 0.55	hange LOAI Fan- Output J HIGH - - -	DING RU out Output LOW 	ULES	H - Hig L - LOV (In Uni Input. Y G G Y Y	H D = C V Z = H t Load /Output /B1 /A1 ND /B2 /A2 /B3	Don't Care N ligh Impedance 5) PIn No.'s 12 13 14 15 16 17	9 Inpu Unit Lo - - - - - - - - - -	Change Fan-t bad HIGH 100/200 100/200 100/200 100/200 100/200	Dut Dutput LOW 33 33 - 33 33 33 33
Input/Output D1 D0 WE1 B0 B1 B2 B3 Ā-LO	 High Impe Pin No.' 1 2 3 4 5 6 7 2 	e NC - dance	- No Cl nput 1 1 0.55 0.55 0.55	hange Fan- Output HIGH - - - - - -	DING RL out Output LOW - - - - - - - -	ULES	H - Hig L - LOV (In Uni Input. Y G G Y Y Y Y	H D = (V Z = H t Load /Output /B1 /A1 ND /B2 /A2	Don't Care N ligh Impedance B) Pin No.'s 12 13 14 15 16 17 18	9 Inpu Unit La - - - - - -	Change Fan-ct Output (100/200 100/200 100/200 100/200 100/200	Dut Dutput 33 33 - 33 33 33 33 33
L = LOW Z = Input/Output D1 D0 WE1 B0 B1 B2 B3 Ā-LO (29705A Only)	 High Impe Pin No.' 1 2 3 4 5 6 7 2 	e NC - dance	- No Cl nput t Load 1 1 0.55 0.55	hange Fan- Output HIGH - - - -	DING RU out LOW - - - -	ULES	H - Hig L - LOV (In Uni)))))))))))))))))))	H D = C V Z = H t Load /Output /B1 /A1 ND /B2 /A2 /B3 /A3	Don't Care N ligh Impedance B) Pin No.'s 12 13 14 15 16 17 18 19	e Inpu Unit Lo - - - - - - 1	Change Fan- t Output (100/200 100/200 100/200 100/200 100/200	Dut Dutput 33 33 - 33 33 33 33 -
L = LOW Z = Input/Output D1 D0 WE1 B0 B1 B2 B3 A-LO (29705A Only) LE	Pin No.' 1 2 3 4 5 6 7 8	e NC - dance	- No Cl nput 1 1 0.55 0.55 0.55	hange Fan- Output HIGH - - - - - -	DING RL out Output LOW - - - - - - - -	ULES	H - Hig L - LOV (In Uni) (In Uni)(In Uni)(Ini)(In Uni)(In Un	H D = C V Z = H t Load /Output /B1 /A1 /B2 /A2 /B3 /A3 E-B	Don't Care N ligh Impedance B) Pin No.'s 12 13 14 15 16 17 18	9 Inpu Unit La - - - - - -	Change Fan-ct Output (100/200 100/200 100/200 100/200 100/200	Dut Dutput 33 33 - 33 33 33 33 33
L = LOW Z = Input/Output D1 D0 WE1 B0 B1 B2 B3 (29705A Only) LE (29705A Only)	 High Impe Pin No.' 1 2 3 4 5 6 7 8 9 	e NC - dance	- No Cl nput 1 1 1 0.55 0.55 0.55 1 1	hange LOAI Fan- Output HIGH - - - - - - - - - - - - -	DING RU out Output LOW - - - - - - -	ULES	H - Hig L - LOW (In Uni Input, Y G Y Y Y Y Y Y Y Y Y Y	H D = C V Z = H t Load /Output /B1 /A1 ND /B2 /A2 /B3 /A3 E-B E-A	Don't Care N ligh Impedance B) Pin No.'s 12 13 14 15 16 17 18 19 20	e Inpu Unit Lo - - - - - 1 1	Change Fan- t Output (100/200 100/200 100/200 100/200 100/200 	Dut Dutput 33 33 - 33 33 33 33 33 - - -
L = LOW Z = Input/Output D1 D0 WE1 B0 B1 B2 B3 A-LO (29705A Only) ALE (29707 Only	Pin No.' 1 2 3 4 5 6 7 8	e NC - dance	- No Cl nput t Load 1 1 1 0.55 0.55 0.55 0.55 1	hange Fan- Output HIGH - - - - - - -	DING RU out Output LOW - - - - - - -	ULES	H - Hig L - LOV (In Uni Input. Y Y Y Y Y Y Y Y Y	H D = C V Z = H t Load /Output B1 A_1 ND B_2 A_2 B_3 A_3 E-B E-A A3	Don't Care N ligh Impedance B) Pin No.'s 12 13 14 15 16 17 18 19 20 21	e Inpu Unit Lo - - - - - 1 1 0.55	Change Fan- bad HIGH 100/200 100/200 100/200 100/200 100/200 	Dut Dutput 33 33 - 33 33 33 33 33 - - - - -
L = LOW Z = Input/Output D1 D0 WE1 B0 B1 B2 B3 A-LO (29705A Only) LE (29705A Only) ALE (29707 Only WE/BLE	 High Impe Pin No.' 1 2 3 4 5 6 7 8 9 	e NC - dance	- No Cl nput 1 1 1 0.55 0.55 0.55 1 1	hange LOAI Fan- Output HIGH - - - - - - - - - - - - -	DING RU out Output LOW - - - - - - - - - - - - - - - - - -	ULES		$\begin{array}{c} H \\ D = C \\ V \\ Z = H \\ t \\ Load \\ \hline \\ \hline \\ V \\ C \\ C$	Don't Care N ligh Impedance 5) PIN No.'s 12 13 14 15 16 17 18 19 20 21 22	e Inpu Unit Lo - - - - - - - - - - - - -	Change Fan-ct Dutput 0 100/200 	Dutput LOW 33 33 - 33 33 33 33 - - - - - -
Input/Output D1 D0 WE1 B0 B1 B2 B3 A-LO (29705A Only) LE (29705A Only) ALE (29707 Only WE/BLE (29707 Only)	 High Impe Pin No.' 1 2 3 4 5 6 7 8 9 8 9 	e NC - dance	- No Cl nput t Load 1 1 0.55 0.55 0.55 1 1 1 1	hange Fan- Output HIGH - - - - - - - - - - - - - - - - - - -	DING RL out LOW - - - - - - - - - - - - - - - - - - -	ULES		$\begin{array}{c} H \\ D = C \\ V \\ Z = H \\ t \\ Load \\ \hline \\ \hline \\ V \\ C \\ C$	Don't Care N ligh Impedance 5) PIN No.'s 12 13 14 15 16 17 16 19 20 21 22 23	e Unit Lo - - - - - - 1 1 0.55 0.55	Change Fan-ct Dutput 0 100/200 	Dutput LOW 33 33 - 33 33 33 33 - - - - - - - -
L = LOW Z = Input/Output D1 D0 WE1 B0 B1 B2 B3 A-LO (29705A Only) LE (29705A Only) ALE (29707 Only WE/BLE	 High Impe Pin No.¹ 1 2 3 4 5 6 7 8 9 8 	e NC - dance	- No Cl nput t Load 1 1 0.55 0.55 0.55 1 1 1	hange Fan- Output HIGH - - - - - - - - - - - - - - - - - - -	DING RU out Output LOW - - - - - - - - - - - - - - - - - - -	ULES		$\begin{array}{c} H \\ D = C \\ V \\ Z = H \\ t \\ Load \\ \hline \\ \hline \\ V \\ C \\ C$	Don't Care N ligh Impedance 5) Pin No.'s 12 13 14 15 16 17 18 19 20 21 22 23 24	e Unit Lo 	Change Fan- bad HIGH 100/200 100/200 100/200 100/200 100/200 - - - - - - - -	Dut Dutput 33 33 - 33 33 33 - - - - - - - -

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +15	0°C
Ambient Temperature with	
Power Applied55°C to +12	5°C
Supply Voltage to Ground	
Potential Continuous0.5V to +7	7.0V
DC Voltage Applied to OUtput	
for HIGH Output State0.5V to +Vcc	max
DC Input Voltage0.5V to +5	5.5V
DC Output Current, Into	
Output	AmC
DC Input Current30mA to +5.0	AmC

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial	(C)	Devices	
------------	-----	---------	--

Am29705A/707

DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditions (Note 1)		Min	Typ (Note 2)	Max	Units
		Vcc = MIN.	MIL, IOH = -2.0mA	2.4			Valle
VOH	Output HIGH Voltage	Output HIGH Voltage VIN = VIH or VIL	COM'L, IOH = -4.0mA	2.4			Volts
		Vcc = MIN.	IOL = 16mA (MIL)			0.5	Volts
VOL	Output LOW Voltage	VIN = VIH or VIL	IOL = 20mA (COM)			0.5	Volts
VIH	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs				0.8	Volts
VI	Input Clamp Voltage	V _{CC} = MIN., I _{IN} = -18mA				- 1.5	Volts
۱L	Input LOW Current	V _{CC} = MAX., All				-0.36	mA
Чн	Input HIGH Current	$V_{CC} = MAX., V_{IN} = 2.7V$				20	μA
կ	Input HIGH Current	V _{CC} = MAX., V _{IN} = 55V				0.1	mA
	Off State (High Impedance)	Voc = MAX.	V _O = 2.4V			20	μA
ю	Output Current	VIN = VIH or VIL	V _O = 0.5V			-20	-
Isc	Output Short Circuit Current (Note 3)	V _{CC} = MAX.		-30		-85	mA
					-		
		V _{CC} = MAX.	$T_A = 0^{\circ}C$ to $+70^{\circ}C$	-		210	
lcc	Power Supply Current	(Worst case I _{CC} is at minimum temperature)	T _A = 70°C	_		170	mA
	5 E	(Note 4)	$T_{C} = -55^{\circ}C$ to + 125°C			210	
			T _C = 125°C			150	

Notes:

maximum loading.

 For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
 Typical limits are at V_{CC} = 5.0V, 25°C ambient and

- Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
- 4. All inputs grounded except $\overline{OE-A}$ and $\overline{OE-B} = 2.4V$.

Parameters	From	То	Test Conditions	COM'L	MIL
Access Time	A Address Stable or B Address Stable	YA Stable or YB Stable	LE = HIGH	25	30
Turn-On Time	OE-A or OE-B LOW	YA or YB Stable		20	20
Turn-Off Time	OE-A or OE-B HIGH	YA or YB Off	CL = 5pF Note 1	20	20
Reset Time	A-LO LOW	YA LOW		20	20
Latch Enable Time	LE HIGH	YA and YB Stable		20	22
Transactionary	WE1 and WE2 LOW	YA or YB	LE = HIGH	30	35
Transparency	D	YA or YB	LE = HIGH	30	35

Note 1. Measured from 1.5V at the input to 0.5V change in the output level.

MINIMUM SETUP AND HOLD TIME (in ns)


Parameters	From	То	Test Conditions	COM'L	MIL
Data Setup Time	D Stable	Either WE HIGH		12	15
Data Hold Time	Either WE	D Changing		0	0
Address Setup Time	B Stable	Both WE LOW		6	8
Address Hold Time	Either WE HIGH	B Changing		0	0
Latch Close Before Write Begins	LE LOW	WE1 LOW	WE2 LOW	0	0
	LE LOW	WE2 LOW	WE1 LOW	0	0
Address Setup Before Latch Closes	A or B Stable	LE LOW		12	15

MINIMUM PULSE WIDTHS

1

Parameters	Input	Pulse	Test Conditions	COM'L	MiL
Write Pulse Width	WE1	HIGH-LOW-HIGH	WE2 LOW	15	15
	WE ₂	HIGH-LOW-HIGH	WE1 LOW	15	15
A Latch Reset Pulse	A-LO	HIGH-LOW-HIGH		15	15
Latch Data Capture	LE	LOW-HIGH-LOW		15	18

Note: The Am29705A meets or exceeds all of the specifications of the Am29705.



3-7

Notes	on	Testina	

Incoming test procedures on this device should be carefully planned, taking into account the high complexity and power levels of the part. The following notes may be useful:

- Insure the part is adequately decoupled at the test head. Large changes in V_{CC} current as the device switches may cause erroneous function failures due to V_{CC} changes.
- Do not leave inputs floating during any tests, as they may start to oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 400mA in 5–8ns. Inductance in the ground cable may allow the ground pin at the device to rise by 100s of millivolts momentarily.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins and they may not actually reach V_{IL} or V_{IH} until the noise has settled. AMD recommends using V_{IL} \leq OV and V_{IH} \geq 3V for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- To assist in testing, AMD offers complete documentation on our test procedures and, in most cases, can provide Fairchild Sentry programs, under license.




USING THE Am29705A AND Am29707

The Am2903 and Am29203 each contain only 16 scratchpad registers plus the Q register. For applications which require more than 17 registers, the register set of the Am2903 and Am29203 can be easily expanded. - Use the Am29705A with the Am2903A

- Use the Am29707 with the Am29203

For further applications information on using the Am29705A with the Am2903A, see Chapter III of *Bit Slice Microprocessor Design*, Mick and Brick, McGraw-Hill Publications.



The Am29705A as a two-way interface buffer. Data may be passed between the main data bus and the peripheral data bus under I/O control. The two-port RAM allows data to be written into buffer storage from a peripheral device, using the B address port and the S counter register, while it is being read into main memory, using the A address port and the Q counter register. This simultaneous read/write capability facilitates DMA transfers because the CPU can ignore write requests from the peripheral device. Data output from CPU to the peripheral device is handled by sequential write and read operations. Data is written into buffer storage from the CPU, using the B address port and the R counter register. It is read onto the peripheral device using the B address port and either the R register, for single word transfers, or the S register, for block transfers.

