
- Member of the Texas Instruments Widebus™ Family
- Independent Asynchronous Inputs and Outputs
- Read and Write Operations Can Be Synchronized to Independent System Clocks
- Programmable Almost-Full/Almost-Empty Flag
- Pin-to-Pin Compatible With SN74ACT7882, SN74ACT7884, and SN74ACT7811

- Input-Ready, Output-Ready, and Half-Full Flags
- Expandable in Word Width and/or Word Depth
- Fast Access Times of 11 ns With a 50-pF Load
- High Output Drive for Direct Bus Interface
- Package Options Include 68-Pin Plastic Leaded Chip Carrrier (FN) or 80-Pin Shrink Quad Flat (PN) Package






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.





NC – No internal connection

### description


A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7881 is organized as  $1024 \times 18$  bits. The SN74ACT7881 processes data at rates up to 67 MHz and access times of 11 ns in a bit-parallel format. Data outputs are noninverting with respect to the data inputs. Expansion is accomplished easily in both word width and word depth.

The SN74ACT7881 has normal input-bus to output-bus asynchronous operation. The special enable circuitry adds the ability to synchronize independent reads and writes to their respective system clocks.

The SN74ACT7881 is characterized for operation from 0°C to 70°C.




## logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FN package.



## functional block diagram





## **Terminal Functions**


			DECODIDITION
NAME	NO.	I/O	DESCRIPTION
AF/AE	33	0	Almost-full/almost-empty flag. The AF/AE boundary is defined by the AF/AE offset value (X). This value can be programmed during reset, or the default value of 256 can be used. AF/AE is high when the FIFO contains (X + 1) or fewer words or $(1025 - X)$ or more words. AF/AE is low when the FIFO contains between (X + 2) and $(1024 - X)$ words. Programming procedure for AF/AE – The AF/AE flag is programmed during each reset cycle. The AF/AE offset value (X) is either a user-defined value or the default of X = 256. Instructions to program AF/AE using both methods are as follows: <b>User-defined X</b> Step 1: Take DAF from high to low. Step 2: If RESET is not already low, take RESET low.
			Step 3: With DAF held low, take RESET high. This defines the AF/AE using X. Step 4: To retain the current offset for the next reset, keep DAF low. Default X To redefine AF/AE using the default value of X = 256, hold DAF high during the reset cycle.
DAF	27	I	Define-almost-full. The high-to-low transition of $\overline{DAF}$ stores the binary value of data inputs as the AF/AE offset value (X). With $\overline{DAF}$ held low, a low pulse on $\overline{RESET}$ defines the AF/AE flag using X.
D0–D17	26–19, 17, 15–7	I	Data inputs for 18-bit-wide data to be stored in the memory. A high-to-low transition of DAF captures data for the AF/AE offset (X) from D8–D0.
HF	36	0	Half-full flag. HF is high when the FIFO contains 512 or more words and is low when the number of words in memory is less than half the depth of the FIFO.
IR	35	0	Input-ready flag. IR is high when the FIFO is not full and low when the device is full. During reset, IR is driven low on the rising edge of the second WRTCLK pulse. IR is then driven high on the rising edge of the second WRTCLK pulse after RESET goes high. After the FIFO is filled and IR is driven low, IR is driven high on the second WRTCLK pulse after the first valid read.
OE	2	I	Output enable. The Q0–Q17 outputs are in the high-impedance state when OE is low. OE must be high before the rising edge of RDCLK to read a word from memory.
OR	66	0	Output-ready flag. OR is high when the FIFO is not empty and low when the FIFO is empty. During reset, OR is set low on the rising edge of the third RDCLK pulse. OR is set high on the rising edge of the third RDCLK pulse to occur after the first word is written into the FIFO. OR is set low on the rising edge of the first RDCLK pulse after the last word is read.
Q0–Q17	38–39, 41–42, 44, 46–47, 49–50, 52–53, 55–56, 58–59, 61, 63–64	0	Data outputs. The first data word to be loaded into the FIFO is moved to Q0–Q17 on the rising edge of the third RDCLK pulse to occur after the first valid write. RDEN1 and RDEN2 do not affect this operation. Following data is unloaded on the rising edge of RDCLK when RDEN1, RDEN2, OE, and OR are high.
RDCLK	5	I	Read clock. Data is read out of memory on the low-to-high transition of RDCLK if OR, OE, RDEN1, and RDEN2 are high. RDCLK is a free-running clock and functions as the synchronizing clock for all data transfers out of the FIFO. OR also is driven synchronously with respect to the RDCLK signal.
RDEN1 RDEN2	4 3	Ι	Read enable. RDEN1 and RDEN2 must be high before a rising edge on RDCLK to read a word out of memory. RDEN1 and RDEN2 are not used to read the first word stored in memory.
RESET	1	I	Reset. A reset is accomplished by taking $\overrightarrow{RESET}$ low and generating a minimum of four RDCLK and WRTCLK cycles. This ensures that the internal read and write pointers are reset and that OR, HF, and IR are low, and AF/AE is high. The FIFO must be reset upon power up. With DAF at a low level, a low pulse on $\overrightarrow{RESET}$ defines AF/AE using the AF/AE offset value (X), where X is the value previously stored. With DAF at a high level, a low-level pulse on $\overrightarrow{RESET}$ defines the AF/AE flag using the default value of X = 256.
WRTCLK	29	I	Write clock. Data is written into memory on a low-to-high transition of WRTCLK if IR, WRTEN1, and WRTEN2 are high. WRTCLK is a free-running clock and functions as the synchronizing clock for all data transfers into the FIFO. IR also is driven synchronously with respect to WRTCLK.
WRTEN1 WRTEN2	30 31	I	Write enable. WRTEN1 and WRTEN2 must be high before a rising edge on WRTCLK for a word to be written into memory. WRTEN1 and WRTEN2 do not affect the storage of the AF/AE offset value (X).

<sup>†</sup> Terminals listed are for the FN package.



## SN74ACT7881 $1024 \times 18$ **CLOCKED FIRST-IN, FIRST-OUT MEMORY**

SCAS227E - FEBRUARY 1993 - REVISED APRIL 1998



<sup>†</sup> X is the binary value on D8–D0.

Figure 1. Reset Cycle: Define AF/AE Flag Using a Programmed Value of X






Figure 2. Reset Cycle: Define AF/AE Flag Using the Default Value of X = 256




RESET	
DAF	Don't Care Don't Care
WRTCLK	
WRTEN1	
WRTEN2	
D0-D17	$\qquad \qquad $
RDCLK	
RDEN1	
RDEN2	
OE	
Q0–Q17	W1
OR	
AF/AE	
HF	
IR	

DATA-WORD NUMBERS FOR FLAG TRANSITIONS

TRANSITION WORD						
Α	В	С				
W513	W(1025 – X)	W1025				

Figure 3. Write Cycle





### DATA-WORD NUMBERS FOR FLAG TRANSITIONS

TRANSITION WORD								
Α	В	С	D	Е	F			
W513	W514	W(1024 – X)	W(1025 – X)	W1024	W1025			

Figure 4. Read Cycle



## absolute maximum ratings over operating free-air temperature range<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>1</sub>	–0.5 V to 7 V
Voltage range applied to a disabled 3-state output	–0.5 V to 5.5 V
Package thermal impedance, $\theta_{JA}$ (see Note 1): FN package	39°C/W
PN package	62°C/W
Storage temperature range, T <sub>stg</sub>	. –65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
IOH	High-level output current		-8	mA
IOL	Low-level output current		16	mA
Т <sub>А</sub>	Operating free-air temperature	0	70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TE	TEST CONDITIONS				UNIT
VOH	$V_{CC} = 4.5 V,$	I <sub>OH</sub> =8 mA	2.4			V
V <sub>OL</sub>	$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 16 mA			0.5	V
lj	V <sub>CC</sub> = 5.5 V,	$V_I = V_{CC} \text{ or } 0$			±5	μΑ
I <sub>OZ</sub>	V <sub>CC</sub> = 5.5 V,	$V_{O} = V_{CC} \text{ or } 0$			±5	μΑ
	$V_{I} = V_{CC} - 0.2 V \text{ or } 0$				400	μΑ
ICC§	One input at 3.4 V,	Other inputs at $V_{CC}$ or GND			1.2	mA
Ci	$V_{I} = 0,$	f = 1 MHz		4		pF
Co	$V_{O} = 0,$	f = 1 MHz		8		pF

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

§ I<sub>CC</sub> is tested with outputs open.



# timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 5)

			'ACT78	881-15	'ACT78	881-20	'ACT78	81-30	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
<sup>f</sup> clock	Clock frequency			67		50		33.4	MHz	
		WRTCLK high	5		7		8.5			
		WRTCLK low	7		7		11			
tw	Pulse duration	RDCLK high	5		7		8.5		ns	
		RDCLK low	7		7		11			
		DAF high	7		7		10			
	-	D0–D17 before WRTCLK↑	5		5		5			
		WRTEN1, WRTEN2 high before WRTCLK1	4		5		5			
	Setup time	OE, RDEN1, RDEN2 high before RDCLK↑	4		5		5			
t <sub>su</sub>		Reset: RESET low before first WRTCLK <sup>↑</sup> and RDCLK <sup>↑†</sup>	5		6		7		ns	
				Define AF/AE: D0–D8 before DAF↓	3		5		5	
		Define AF/AE: DAF↓ before RESET↑	3		6		7			
		Define AF/AE (default): DAF high before RESET↑	4		5		5			
		D0–D17 after WRTCLK↑	0		0		0			
		WRTEN1, WRTEN2 high after WRTCLK <sup>↑</sup>	0		0		0			
		OE, RDEN1, RDEN2 high after RDCLK↑	0		0		0			
<sup>t</sup> h	Hold time	Reset: RESET low after fourth WRTCLK <sup>↑</sup> and RDCLK <sup>↑†</sup>	0		0		0		ns	
		Define AF/AE: D0–D8 after $\overline{\text{DAF}}\downarrow$	0		0		0			
		Define AF/AE: DAF low after RESET↑	0		0		0			
		Define AF/AE (default): DAF high after RESET↑	0		0		0			

To permit the clock pulse to be utilized for reset purposes

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 5)

			LACTO	04.45	AOTT	04.00	I A OTTO			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	'ACT7881-15 MIN MAX		'ACT7881-20 MIN MAX		'ACT7881-30 MIN MAX		UNIT	
fmax	WRTCLK or RDCLK	(001101)	67	IVIAA	50	IVIAA	33.4	IVIAA	MHz	
<sup>t</sup> pd	RDCLK↑	Any Q	3	12	3	13	3	18	ns	
t <sub>pd</sub> ‡	RDCLK↑	Any Q							ns	
<sup>t</sup> pd	WRTCLK <sup>↑</sup>	IR	2	8	2	9.5	2	12		
	RDCLK↑	OR	2	8	2	9.5	2	12		
	WRTCLK <sup>↑</sup>	AF/AE	6	17	6	19	6	22	ns	
	RDCLK↑	AF/AE	6	17	6	19	6	22		
<sup>t</sup> PLH	WRTCLK <sup>↑</sup>	HF	6	14	6	17	6	21	ns	
<sup>t</sup> PHL	RDCLK↑	HF	6	14	6	17	6	21	ns	
<sup>t</sup> PLH	RESET↓	AF/AE	3	12	3	17	3	21	ns	
<sup>t</sup> PHL	RESET↓	HF	3	14	3	19	3	23	ns	
t <sub>en</sub>	OE	Any Q	2	9	2	11	2	11	ns	
<sup>t</sup> dis	OE	Any Q	2	10	2	14	2	14	ns	


<sup>‡</sup> This parameter is measured with  $C_L = 30 \text{ pF}$  (see Figure 6).

## SN74ACT7881 1024 × 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS227E – FEBRUARY 1993 – REVISED APRIL 1998

## operating characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
С	Power dissipation capacitance per 1K bits	C <sub>L</sub> = 50 pF, f = 5 MH	z 65	pF



NOTE A: CL includes probe and jig capacitance.










Figure 6




## **APPLICATION INFORMATION**

### expanding the SN74ACT7881

The SN74ACT7881 is expandable in both word width and word depth. Word-depth expansion is accomplished by connecting the devices in series such that data flows through each device in the chain. Figure 8 shows two SN74ACT7881 devices configured for word-depth expansion. The common clock between the devices can be tied to either the write clock (WRTCLK) of the first device or the read clock (RDCLK) of the last device. The output-ready (OR) flag of the previous device and the input-ready (IR) flag of the next device maintain data flow to the last device in the chain whenever space is available.

Figure 9 shows two SN74ACT7881 devices in word-width expansion. Word-width expansion is accomplished by simply connecting all common control signals between the devices and creating composite IR and OR signals. The almost-full/almost-empty (AF/AE) flag and half-full (HF) flag can be sampled from any one device. Word-depth expansion and word-width expansion can be used together.








Figure 8. Word-Width Expansion:  $1024 \times 36$  Bits





28-Nov-2015

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ACT7881-15PN	NRND	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	ACT7881-15	
SN74ACT7881-20FN	ACTIVE	PLCC	FN	68	18	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	SN74 ACT7881-20FN	Samples
SN74ACT7881-20PN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	ACT7881-20	Samples
SN74ACT7881-30PN	NRND	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	ACT7881-30	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

28-Nov-2015

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74ACT7881 :

• Military: SN54ACT7881

NOTE: Qualified Version Definitions:


• Military - QML certified for Military and Defense Applications

# **MECHANICAL DATA**

MPLC004A - OCTOBER 1994

### PLASTIC J-LEADED CHIP CARRIER

## FN (S-PQCC-J\*\*)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-018




# **MECHANICAL DATA**

MTQF010A - JANUARY 1995 - REVISED DECEMBER 1996

### PN (S-PQFP-G80)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026



### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated